An Unconventional Computing Approach for Quantum Computer Control and Quantum Memory

Technical Document ZF003, July 27, 2020

Erik P. DeBenedictis
Zettaflops, LLC, Albuquerque, NM 87112
erikdebenedictis@zettaflops.org

Overview

This document proposes an “unconventional computing” approach for controlling quantum computers, including specific application to quantum memory based on posits. While improved qubits are a top priority in quantum computing, existing approaches for classical control systems limit scale up to 50-1,000 qubits due to wiring between the cryogenic environment and room temperature\(^1\) or excessive (CV\(^2\)) dissipation in cryogenic electronics.\(^2\)

This document introduces a novel approach for the portion of the classical control system collocated with the qubits. The approach exploits unique properties of the cryogenic environment to reduce dissipation per function by at least \(10^3\times\), presumably to be used for \(10^3\times\) additional scale up at constant dissipation. This would enable demonstrations of quantum error correction, preparation of magic and other states, and the quantum equivalent of floating point.

While qubits and their rotations are analog, values will be digital while in source code and in the classical control system. There are situations where the necessary precision varies with value (e.g. rotations in a QFT), so we anticipate the need for a floating-point like “quantum posit\(^3\)” format and a digital-to-qubit conversion device\(^4\) to load values into qubits and quantum memories efficiently. The unconventional computing approach in this document would be ideal for this.

In the longer term, these capabilities could make quantum algorithms that require error correction practical, such as quantum linear algebra and resulting applications in engineering and machine learning.
Background

A 53-transmon quantum computer\(^1\) recently showed performance exceeding the world’s largest supercomputer, yet it was close to its scaling limit due to wire congestion and resulting heat back flow. Advocates of spin qubits implied they had a solution scalable to \(10^8\) qubits,\(^5,6\) but when researchers fabricated a CMOS classical control system for spin qubits and extrapolated scaling limits based on CMOS’s CV\(^2\) power dissipation,\(^2\) their graph only went up to \(10^3\) qubits.

As shown in fig. 1, reversible logic\(^7\) uses a different circuit design that should reduce power per function by \(10^7\) and energy by around \(10^3\) compared to CMOS. This document shows how to practically exploit the heretofore elusive benefits of reversible computing.

While a microwave signal can be generated at room temperature, routed to the cryogenic environment over a single wire, and execute a quantum operation on many qubits, other operations require a loop governed by a quantum measurement. If wires to room temperature are considered a scaling bottleneck, the classical electronics for these operations must be in the cryogenic environment, making energy efficiency improvements critical.

Linear algebra is currently the domain of classical supercomputers for applications such as simulations of structures via the finite element method. The original quantum linear algebra algorithm is called HHL,\(^8\) solving the matrix equation \(Ax = b\), where \(A\) is a matrix, \(b\) is an input vector, and \(x\) is the result. There are currently implementations of the HHL algorithm on existing small-scale quantum computers (Qiskit\(^9\)). IARPA’s QCS program did a study of resource requirements for radar scattering analysis on a quantum computer.\(^10\) Quantum linear algebra applications are a potential long-term direction for the ideas in this document.

Unconventional classical control system

Fig. 2 illustrates the unconventional approach, documented in greater detail in ref. 11. Just as CMOS and DRAM comprise a ubiquitous technology hybrid for room-temperature computing, a hybrid of cryogenic adiabatic (reversible) transistor circuits (CATC) and SFQ-type Josephson junction (JJ) electronics form an effective hybrid for the purposes of this document. Transistors are small, hence dense, but slow when run adiabatically, while JJs are fast but large. The

---

**Fig. 1.** Comparison of circuit efficiency for standard CMOS (top) and an adiabatic circuit 2LAL (bottom), showing a maximum advantage of \(1,000\times\) at 200 KHz. However, if 2LAL is operated at 4 K, down sloping curves should extend further, leading to a possible \(100,000\times\) energy efficiency improvement over room-temperature electronics. This may allow transistorized 2LAL to compete with JJs in applications where speed is not essential.
combination illustrated by the layers in fig. 2b-c meet the entire range of requirements for a classical control system, as explained further below.

Architecturally, we find JJs suitable for fast reconfigurable logic (fig. 2a) and microwave switches (fig. 2b, right). However, the small size of transistors makes them ideal for memory-like functions, including storing multiple FPGA configuration strings, storage of microwave envelopes (waveforms), and floating point (posit) data.

Fig. 2 illustrates architectural issues related to latency and throughput. A microprocessor must have fast conditional branches in scalar code or throughput will suffer. However, a quantum computer will get its throughput mostly from quantum speedup resulting from entangled qubits. The unconventional approach being proposed here uses slower and hence lower power electronics for reconfiguring what is essentially an FPGA while using a smaller number of faster devices where needed for fast loops and switching microwaves.

The system-level behavior is shown in fig. 2d, more detail of which is available in ref. 11. A system would first “boot up” with the JJ FPGA configured for qubit calibration. The application program then starts with the adiabatic transistor storage shifting an FPGA configuration string (say 50,000-bits wide), reconfiguring the JJ FPGA. When a quantum error is detected, another adiabatic shift (taking about 1 \( \mu s \)) reconfigures the JJ FPGA for quantum error correction, which his fast enough to avoid further qubit decoherence during the switch. When the application program requires arithmetic, say posit-based floating point, another adiabatic shift completely reconfigures the JJ layer for arithmetic.

The general approach in this document is to view the electronics at the intersection of classical and quantum information as unique. Irrespective of the JJs, transistors, and reversible circuits that were used in the example above, the idea is to exploit diverse opportunities offered by the cryogenic environment whenever possible. We feel free to set aside the architectural constraints.
of microprocessor design because we are creating a quantum computer controller—and besides, there could very well be microprocessors at the room temperature stage.

Classical-quantum autonomous functions enable quantum error correction

Fig. 3 illustrates a potential test setup to show the benefits of the unconventional computing approach for quantum computer control. The goal is to perform certain classical-quantum functions autonomously (i.e. without a lot of wires to room temperature) and at 1,000× lower power than current methods and hence more scalable.

The top-level block diagram is shown in fig. 3a. The black diagrammatic components show a set of room temperature signals (DC, Clk, microwave signal) routed to multiple logical qubits. Each qubit would detect and correct errors without separate wires to room temperature. Fig. 3a also includes a quantum ALU in red, which could operate on the logical qubit, initially for testing but eventually for the execution of real algorithms.

Fig. 3b is an illustration of a classical-quantum control loop, which could be used for quantum error correction, but the circuit shown is part of “quantum floating point.” Fig. 3c shows a simplified implementation: A classical flip flop (using CATC) would hold system state, controlling a microwave switch such as in fig. 2b. If enabled, the microwave signal would affect a qubit, which is measured. The measurement feeds back to the flip flop and affects system state.

Quantum error correction

The energy efficiency advantages in the computational substrate illustrated in figs. 1-2 could make an important step forward in quantum error correction within a five-year timeframe. The original work on quantum error correction included 5-bit, 7-bit, and other simple codes. It should be possible to use the structure shown in fig. 3 to test in situ, autonomous control of logical qubits, proving the result by measuring an increase in decoherence time.
Quantum linear algebra and “quantum posit memory”

For background, the HHL algorithm and quantum linear algebra deal with a matrix $A$ and vectors $b$ and $x$ as superpositions of numeric data encoded into the state of a qubit register. The default expectation is that the values $|A_{ij}\rangle$ and $|b_j\rangle$ would be created by rotating a $|0\rangle$ qubit by a microwave pulse originating in a room temperature waveform generator. The pulse length determines the amount of rotation and hence the value to be loaded into the qubit and stored in a quantum memory. This approach requires a microwave cable from room temperature for each qubit where the approach in fig 3b-c does not.

The alternative approach in fig. 4 is to create the equivalent of a floating-point number system for quantum computers. The quantum computer would be able to perform Clifford operations, etc., as usual. However, it would also store posit-encoded $\theta_i$ values in cryogenic classical memory and could perform $R_x(\theta_i)$ on a $|0\rangle$ qubit to create analog qubit values. The resulting rotated qubits would be put into a quantum memory and form the superposition state of $A$ or $b$.

Potential future work

Taking the classical control system in fig. 2 as the “unconventional computer,” the expectation is that the structure would be in a cryogenic environment with cables or optical fibers connecting it to room temperature electronics. Some of the room temperature electronics would comprise programmable signal generators for DC, AC, or microwave waveforms as indicated in fig. 3a. Room temperature FPGAs and/or microprocessors would supply data to the signal generators or send data to the structure in fig. 2 to (a) load programmable structures or memory and (b) to send or receive data from the qubits. Loading the classical memories would only occur between program runs when timing is not critical.

The ideas in this document should work with a quantum computer “intermediate representation,” once one is developed. Say an application like radar scattering is to run on the quantum computer. That application is too big for present tools, but Qiskit, Q#, etc. perform the right type of processing and could be scaled up. The output of these tools includes information for classical simulators (for debugging) and back ends for various quantum computers. A back end for the structure in fig. 2 would need to be created.

On the topic of quantum memory, data defining a real-world problem will be in the form of a series of floating-point parameters, presumably in text or IEEE format. However, these number formats translate easily to both the proposed “quantum posit” bit encoding and equivalent reversible arithmetic circuits, allowing for different precision and range. Part of this document is a system that would load classical, bit encoded, posit data into qubits.

Fig. 4. Classical memory as an energy efficient $k$-bit shift register feeds a posit-to-rotation converter, and the resulting qubit is added to a quantum memory.
While not explained in previous sections, a control system of the type described should be able to do interesting types of readout—such as state tomography. Fig. 2d shows schematically how the control system could load and run a quantum program. Given this, it would be easy enough to run a quantum program repetitively. Quantum measurements are single bits (unfortunately), but the classical control system could run a program repetitively, compute statistics on the output bits, converting them into numbers, even posits. The posits could be sent to room temperature and printed.

At the hardware level, SFQ-type Josephson junction chips are generally fabricated on blank silicon wafers by organizations like Lincoln Laboratories, SkyWater, and SeeQC. We know at least one instance where a fab has fabricated a JJ chip on a non-blank silicon wafer. IARPA has a SuperTools program where Synopsys is developing relevant design tools. These existing technologies would apply to the top layer in fig. 2

The proposal in Ref. 11 involves creating a hybrid transistor-SFQ-type JJ FPGA. While FPGA tools are mature, there are no current tools with a back end that would support some of the unique properties arising from the system proposed.

Silicon design tools can simulate and create masks for adiabatic and reversible transistor circuits, but the design tools are not cognizant of the special adiabatic and reversible properties of the circuit families.

References