

Differential Power Analysis of a Fully Adiabatic Circuit

Erik DeBenedictis
December 19, 2020

Document ZF007

Overview I

- Adiabatic circuits that have been studied for performance under differential power analysis produce current spikes when signals drop below v_t
- As clock rate lengthens
 - adiabatic dissipation drops
 - spikes due to v_t do not change
- Differential power analysis ends up measuring the high-speed switching characteristics of transistors
- A fully adiabatic circuit could be expected to have
 - lower functional dissipation at lower speeds
 - no v_t spike
 - current increasingly independent of some transistor characteristics at slow speeds
- Let's see


Overview II

- Mike Frank's S2LAL is fully adiabatic
 - However, 1s are represented by pulses and 0s by DC levels
 - So 1s dissipate more power than 0s (in a dual rail system)
 - Mike pointed out to me that switching to quad rail addresses the issue
- Erik DeBenedictis developed a variant where 0s and 1s are represented by pulses on different rails
 - a dual-rail system could have current draw independent of data
 - this circuit is described in ZF005 on <https://zettaflops.org/CATC>
 - the variant is tentatively named Q2LAL for “quiet 2LAL”


Four Spice Waveforms

- Subsequent four slides have waveforms of clock current at
 - 67 ns ramp
 - 100 ns ramp
 - 1 μ s ramp
 - 10 μ s ramp
- The slides look the same, so page through in PowerPoint like an animation
 - each graph shows one full eight-phase clock
 - the horizontal axis and the clock rate have been scaled by the same amount
- This is simulation using the ngspice built-in transistor model; only circuit properties should be considered
- Circuit described in ZF005 on <https://zettaflops.org/CATC>


Clock current draw with 0.067 us ramp




Clock current draw with 0.1 us ramp



Clock current draw with 1 us ramp




Clock current draw with 10 us ramp




Four waveforms

- Let's repeat the same simulation with 10× larger vertical scale
- Note the final waveform is very clean


Clock current draw with 0.067 us ramp




Clock current draw with 0.1 us ramp



Clock current draw with 1 us ramp





Clock current draw with 10 us ramp



Clock Gap and Ringing

- The simulation has been programmed with a programmable gap between clocks, set to 20% in other slides
- The gap has been removed on the right graph below
- The ringing on the left seems to be instability in ngspice



Backup: ngspice code

- The ngspice source to the right in 1 point font was used to generate the content of this deck
 - To reproduce the results, scrape the source from a pdf rendering
 - To reproduce results, see also document ZF005 on <https://zettaflops.org/CATC>