

# A Memory Option for Quantum Computer Control: Cryogenic Adiabatic Transistor Circuits

Erik P. DeBenedictis

JJ Workshop October 21, 2019

# Overview

- Thanks to Joe Glick for the half-hour introduction
- Thanks to Mike Frank for inventing 2LAL circa 2000
- Quantum computer scale up creates a new demand for cold, scalable electronics
- Driver: Cryo adiabatic transistor circuits
  - Eject waste energy to room temperature electrically
- Applies to quantum computer control
  - Provides a memory to complement JJs
  - Narrow applicability; won't apply to Exascale
  - Applies to transmons, quantum dot, ion traps
  - Should work at 4 K today; will it work at mK?

# Comparison to competition

- Paper (TAS early access)

Design and demonstration of an adiabatic-quantum-flux-parametron field-programmable gate array using Josephson-CMOS hybrid memories

Yukihiro Okuma, Naoki Takeuchi, Yuki Yamanashi, *Member, IEEE* and Nobuyuki Yoshikawa, *Senior Member, IEEE*




Fig. 1 Conceptual diagram of an AQFP-CMOS hybrid FPGA using a Josephson-CMOS hybrid memory.

- This approach 30,000× more efficient for trans

TABLE II


Junction number, circuit area, memory cell number, power consumption of AQFP-CMOS hybrid FPGAs with two-by-two and 32-by-32 logic cells.

	2×2 logic cell system	32×32 logic cell system
Junction number of AQFP FPGA circuits	1680	313220
Area of AQFP FPGA circuits [ $\mu\text{m}^2$ ]	1960×3350	36085×44600
Number of CMOS memory cells	68	12548
Power consumption of AQFP FPGA circuits [nW]	12.4	2348
Power consumption of CMOS memories [ $\mu\text{W}$ ]	1.02	188

	JJ	Transistor
Devices	313,220	75,288
Power	2.35E-06	1.88E-04
Power/Dev	7.50E-12	2.50E-09
Power Ratio	1.00	333.11
CATC-JJ	100	1
Advantage	33,311	

# Scalable $(f_{300} \circ f_4 \circ f_{0.015} \circ q)(N)$

<u>Temp</u>	<u>Logic options</u>	<u>Memory-like options</u>
300 K	CMOS	SRAM DRAM Flash
4 K <b>1,000× overhead</b>	Cryo CMOS JJ SFQ <b>Adiabatic transistor</b>	Excellent progress <b>Adiabatic transistor</b>
15 mK <b>10<sup>6</sup>-10<sup>9</sup>× overhead</b>	JJ SFQ Passives <b>Adiabatic transistor ??</b>	<b>Adiabatic transistor ??</b>






# Where does the energy go? I

- All transistor circuits have  $\frac{1}{2}CV^2$  signal energy
- Adiabatic 2LAL dissipates less in the chip
- How is that possible given conservation of energy?

Energy/op vs. freq., TSMC 0.18, CMOS vs. 2LAL

Power/device vs. freq., TSMC 0.18, CMOS vs. 2LAL





# Where does the energy go? II

$\phi_0$

$\phi_1$

$\phi_2 = -\phi_0$

$\phi_3 = -\phi_1$



**Energy to switch:**

$$\frac{1}{2} CV^2$$

Power to switch at frequency  $f$ :

$$\frac{1}{2} CV^2 f$$

Slope 0 (or -1 for power)

300 K

Cryo

**Energy to switch:**

$$E = \frac{1}{2} CV^2$$

AC power supply current:

$$I = C \frac{dV}{dt}$$


Transistor power:

$$I^2 R$$

Slope -1 (or -2 for power)

**Where does it go?**

Climbs up the power supply wire to 300 K; then turns in to heat



# Mike at Kevin's meeting in 2012



**FAMU-FSU**  
College of Engineering



## Towards a More General Model of Reversible Logic Hardware





Invited talk presented Mar. 16<sup>th</sup>, 2012 at the *Superconducting Electronics Approaching the Landauer Limit and Reversibility (SEALeR)* workshop

**Michael P. Frank**  
Dept. of Elec. & Comp. Eng., FAMU-FSU College of Engineering  
& Dept. of Physics, Florida A&M University

3/16/2012 M. Frank, General Model Reversible HW, SEALeR Mar. '12 1

## 2LAL: 2-level Adiabatic Logic

A pipelined fully-adiabatic logic invented at UF (Spring 2000), implementable using ordinary CMOS transistors.

- Use simplified T-gate symbol:   $\equiv$  
- Basic buffer element:
  - cross-coupled T-gates:  (implicit dual-rail encoding everywhere)
  - need 8 transistors to buffer 1 dual-rail signal
- Only 4 timing signals  $\phi_{0-3}$  are needed. Only 4 ticks per cycle:
  - $\phi_i$  rises during ticks  $t \equiv i \pmod{4}$
  - $\phi_i$  falls during ticks  $t \equiv i+2 \pmod{4}$

Animation: 


3/16/2012 45

Kevin organized the meeting;  
keeps pdfs on personal website

[https://www.physics.umd.edu/~kosborn/index\\_files/SEALeR/Frank-SEALeR-talk.pdf](https://www.physics.umd.edu/~kosborn/index_files/SEALeR/Frank-SEALeR-talk.pdf)

# Adiabatic scaling and hybrids

Power/device vs. freq., TSMC 0.18, CMOS vs. 2LAL




- Scale up clock period – i. e. slow the clock
- Per-gate dissipation drops quadratically
- But add quadratically more devices at same total power
- Will a scalable quantity of slow transistor help current applications?

# Question of the hour

- Can cryogenic adiabatic transistor circuits become the memory counterpart for JJ/SFQ?
- If we follow adiabatic scaling, will ...
  - device count rise enough to comprise a “memory”
  - before speed makes it unusably slow?


# Hybrid technology model

Baseline



1,000 cryo CMOS gates (to scale)  
4 GHz clk, 160  $\mu$ W at 4 K

Scaling step 3



100 million 2LAL gates (to scale)  
4 MHz clk, 160  $\mu$ W + 167  $\mu$ W (leakage) at 4 K

# Backup: JJ-2LAL scaling steps I

- Each step: 100× gates; 1/10 clock rate; same chip power; static leakage rises with device count
- First step CMOS → 2LAL 10× device penalty

Baseline	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
----------	--------------------------------	------------------------------------	---	----------------------------------

	$N_{\text{CMOS}} = 1 \text{ K}$	$f_{\text{CMOS}} = 4 \text{ GHz}$	$P_{\text{CMOS}} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
--	---------------------------------	-----------------------------------	--	----------------------------------

Scaling Step 1	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
----------------	--------------------------------	------------------------------------	---	----------------------------------

	$N_{\text{2LAL}}^{(1)} = 10 \text{ K}$	$f_{\text{2LAL}}^{(1)} = 400 \text{ MHz}$	$P_{\text{2LAL}}^{(1)} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}}^{(1)} = 16.7 \text{ nW}$
--	--	---	--	---

Scaling Step 2	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
----------------	--------------------------------	------------------------------------	---	----------------------------------

	$N_{\text{2LAL}}^{(2)} = 1 \text{ M}$	$f_{\text{2LAL}}^{(2)} = 40 \text{ MHz}$	$P_{\text{2LAL}}^{(2)} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}}^{(2)} = 1.67 \text{ } \mu\text{W}$
--	---------------------------------------	--	--	---

Scaling Step 3	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
----------------	--------------------------------	------------------------------------	---	----------------------------------

	$N_{\text{2LAL}}^{(3)} = 100 \text{ M}$	$f_{\text{2LAL}}^{(3)} = 4 \text{ MHz}$	$P_{\text{2LAL}}^{(3)} = 160 \text{ } \mu\text{W}$	$P_{\text{Static}}^{(3)} = 167 \text{ } \mu\text{W}$
--	---	---	--	--

# Backup: JJ-2LAL scaling steps II

- Each step: 100× gates; 1/10 clock rate; same chip power; static leakage rises with device count
- First step CMOS → 2LAL 10× device penalty

Baseline	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
	$N_{\text{CMOS}} = 1 \text{ K}$	$f_{\text{CMOS}} = 4 \text{ GHz}$	$P_{\text{CMOS}} = 160 \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
	Device count rises $10^5$	Speed drops 1,000×	Chip is now full; power rises 3×	
Scaling Step 3	$N_{\text{RQL}} = 1 \text{ M}$	$f_{\text{RQL}} = 1.6 \text{ GHz}$	$P_{\text{RQL}} = 160 \mu\text{W}$	$P_{\text{Static}} = \text{n/a}$
	$N_{\text{2LAL}}^{(3)} = 100 \text{ M}$	$f_{\text{2LAL}}^{(3)} = 4 \text{ MHz}$	$P_{\text{2LAL}}^{(3)} = 160 \mu\text{W}$	$P_{\text{Static}}^{(3)} = 167 \mu\text{W}$

# JJ $\mu$ wave Components


$\mu$ wave SPST  
switch



- There is a need to control microwaves at cryo
  - Northrop-Grumman, Google (Naaman)
  - Transmon quantum computers, etc.
- However, all current options require control signals from room temperature, limiting scalability

# JJ FPGAs proposed



Reconfigurable  
Josephson  
junction (FPGA)



- Refs.: Fourie and Katam
- However, the configuration logic is via JJs, so the result is not very dense


# Hybrid 2LAL-JJ controller

Reconfigurable  
Josephson  
junction (FPGA)





Controlled  
layer

Configuration  
layer




Adiabatic shift  
register  
memory




# Quantum program with FPGA overlays

Reconfigurable Josephson junction (FPGA)



Program via FPGA overlay



- Reconfiguration time estimate 250 ns
- Qubit decoherence time 10s of  $\mu$ s
- Qubit state can persist across a reconfiguration

# Conclusions

- Paper <http://debenedictis.org/erik> (first link)
- Pre quantum supremacy brings attention to scalable control systems for quantum computes
- Cryogenic adiabatic transistor circuits are helpful due to a principle related to temperature (i. e. “dissipate the heat at 300 K”)
- System designers expect a suite of technologies
  - Smartphones need CMOS + DRAM + Flash
  - Cryo systems need JJs + Cryo adiabatic transistor circuits
- Further work:
  - Test hybrid of JJ + 22FFL, 22FDX, 22ULP, or ST 28 FDSOI
  - Test architectures applicable to quantum computer control
  - Rebalance transistors

Backup

# Backup: Transistor changes

- Transistors used to experience carrier freeze out and 'kinks,' but natural evolution of transistors means these effects are no longer a problem
- New transistor lines for IoT are on the right path
  - Intel 22FFL, GF 22FDX, TSMC 22ULP, or ST 28 FDSOI

# Backup: Basic physics of cooling

- Electric energy is happy to flow through a wire that crosses a temperature gradient in either direction
- Energy in the form of heat flows downhill unassisted, but needs energy to move uphill
- Reversible and adiabatic computing tried to recycle energy with neither uphill nor downhill movement, but the necessary energy-recycling power supply has not been found after looking for decades
- Cryogenic adiabatic transistor circuits move waste across the temperature gradient as energy before turning it into heat, not after

# Backup: Transistor properties

- Based on Spice simulations, 4 K quantum computer controllers need to scale 50-72 qubits to the next step should work with Intel 22FFL, GF 22FDX, TSMC 22ULP, ST 28 FDSOI “out of box”
- Custom transistors would help, may not be that different
  - Need ultra-low leakage, i. e. high  $I_{on}/I_{off}$  ratio
  - Quantum computer performance comes from the qubits, so the traditional CMOS metrics don't hold
  - Natural steepening of subthreshold slope give maneuvering room; need thicker oxide and threshold adjustment at some point

# Backup: Architectural issues

(Cryogenic Adiabatic Transistor Circuit = CATC)

- The CATC advantage is narrow
  - CATCs are slow; need to be a hybrid with something fast to be useful. Fortunately, a CATC-JJ hybrid is natural
  - Memory needs to be dense. Fortunately, CATCs are nearly as dense as transistors, far denser than JJs
  - CATCs are not fast enough to be the addressing logic for RAM, but CATCs work for memory-like structures like shift registers
- FPGAs and buffers
  - Quantum computer controllers are halfway between signal processors and general purpose computers

# Backup Cold, scalable controller

- Hybrid FPGA
  - Configured logic: JJs, configuration logic: transistors
  - Problem: JJs are huge
  - Solution: FPGA “timeshares” JJs by on-the-fly reconfiguration
- All-cold SFQ microwave components
  - There is a suite of switches, modulators, etc. available, but they require waveforms piped in from 300 K
  - While we don't know how to make a random access cryo memory, waveforms are accessed as a stream, making the shift register in previous slides sufficient