
HOMOGENEOUS MACHINE CURRENT STUFF

The Homogeneous Machine was also called the Nearest Neighbor Concurrent Processor (NNCP) and later the Cosmic Cube

Contributions by: Erik P. DeBenedictis Charles L. Seitz William C. Athas

This notebook was archived December 1982 and digitized January 1, 2008.



HOMOGENEOUS MACHINE

CURRENT STUFF



HOMOGENEOUS MACHINE TECHNICAL PLAN

9 January 1982

Erik P. DeBenedictis

Charles L. Seitz

Caltech Computer Science

Copyright (C) 1982 Caltech. Copying is allowed.

The research described in this document was sponsored by the Defense

Advanced Research Projects Agency, ARPA Order number 3771, and monitored by the Office of Naval Research under contract number NOO014-79-C-0597.

No. 4705

This in an internal working document of the Caltech Computer Science epartment. Some of the ideas expressed in this document may be only artially developed or erroneous. All of the materials included are the property of Caltech and its sponsors. Distribution of this document outside the immediate working community is discouraged; publication of this document is forbidden.

Table of Contents

1.	Introduction
	1.1. The Proposed Machine
2.	Architectural Innovations
	2.1. Independence of Processors
	2.2. Allocation of Memory
3.	Potential Performance of the Hardware
	3.1. A Model of Computation
	3.2. Cost/Performance
	3.3. Long Range Projections
4.	An Overview of the Implementation
	4.1. Main Array of Processors
	4.2. Dedicated Host
	4.3. Mainframe Hosts
5.	Proposed Plan of Action
	5.1. Current Status
	5.2. Timetable for Future Work
	5.3. Cost Estimates

1. Introduction

This homogeneous machine project is a product of more than five years research in concurrent processing by two departments at Caltech. Research in concurrent computation in the computer science department started with theses by Browning [Browning 80] and Locanthi [Locanthi 80], and continues with a thesis in preparation by Dick Lang, and work by Chuck Seitz [Seitz 81]. All this research is shared an emphasis toward implemention with higher and higher density integrated circuits. The computer science department has been planning to construct a machine of the genere for several years.

Our colleagues in High Energy Physics have been plagued by a lack of suitable computing technology to solve some fundamental physics problems. In the course of our collaboration it became evident that our research had studied architectures of the sort ideal for their physics problems. Our collaboration with High Energy Physics has caused us to select some particular versions of the architectures that we have been studying as the most likely to be useful. Given our theoretical interest in the architectures and the practical use sought by High Energy Physics we have decided to act now to construct a homogeneous machine.

This document describes the plan of the computer science departement.

The plan of High Energy Physics is described in [HEP 81].

1.1. The Proposed Machine

The homogeneous machine proposed here is a hypercube machine consisting of 64 identical microprocessors interconnected in a 1, 2, 3, and 6

dimensional array. Each of the processors consists of about 77 chips, including a 8086 microprocessor, a 8087 floating point chip, 1/8th of megabyte of RAM, and six bidirectional interfaces to other processors. The processors will be constructed on 64 printed circuit boards mounted in a custom backplane. The hypercube machine will consist of this array of processors and a single dedicated host processor that will control the array.

The class of problems that can be solved by such a machine is limited. There is absolutely no intention of the machine ever being able to execute a conventional program. Certain very limited classes of problems can be solved efficiently, and many of these problems are so large and important that a special purpose architecture is justified.

This paper will discuss the architecture, physical design, and some applications for a machine of this architecture.

2. Architectural Innovations

The architecture of the hypercube machine is new. Previous multiprocessors were constructed to allow direct implementation of many conventional computer programming constructs. These multiprocessors typically included special hardware to allow each processor access to the memory of others. Using the shared memory semaphores could be implemented, but only with extra hardware. The hypercube machine discards many of the

All four dimensionalities can be obtained simultaneously with the proper structure.

conventional programming constructs, and the hardware to implement them.

2.1. Independence of Processors

A popular architectural direction in multiprocessor architecture has been to make a single sequential process execute faster by putting more processors onto the same memory. The results may be communicating sequential processes, as in C.mmp and CM*, or a high speed execution of a single sequential process, as in the dataflow machines of Dennis.

Tightly coupled multiprocessor architectures have a range of problems: the hardware cost grows faster than linearly with the size of the machine, and the efficiency of the software decreases as machine grows. The hardware will invariably contain a large switching network to route memory accesses or commands between arbitrary processors. A large switching network has a large parts inventory, and will operate slowly due to long wires and complex switching.

Research at Caltech indicates that architectures communicating through message passing have a brighter future than those with tight couplings or shared memory. Consider the effect of decreasing feature size on the design of a hypercube machine processor. Figure 1 shows the progress of the design from the present size of 50-77 chips/system to a one or two chip implementation a decade from now.

Feature Size	Chip Count
3 microns	50-77
l micron	5-8
0.5 micron	1 – 2

Figure 1: Effect of Decreasing Feature Size on Processor Chip Count

Consider the advantages of a 1-2 chip/processor hypercube machine: 1) the processors would be very fast because of very few off chip delays, 2) chowould be interconnected very regularly and with very high density, and 3) the parts inventory would be small, i.e. one or two.

The hypercube machine connects processors with high bandwidth, but very loose connections. Each of the processors is quite small and standard, allowing maximal use of LSI 'glue' components. The compactness of the the system and short buses allows for high clock rates. In a nearest neighbor configuration all wires are short.

2.2. Allocation of Memory

The trend in multiprocessor research is to move away from the single large computer to more and more smaller and smaller computers. This trend is almost valid because present mainframes are very much larger than an optimal computer. The trend can be followed too vigorously, however produce computers that are too small to be cost effective.

Multiprocessors have been studied where the processors are too small. Two examples are the tree machine studied at Caltech [Browning 80] and the systolic array studied at CMU [Kung 80]. Both machines use processors that, in today's technology, would be less than one chip in size. The tree machine processors are programmable, containing about 1K bytes of RAM. The systolic array processors contain no program RAM, but are effectively programmed in their internal arithmetic layout.

One (but only one) of the proposed network configurations.

In the process of tree machine research at Caltech, Browning and the author programmed a number of useful algorithms for the tree machine and studied their performance. A pattern was noticed in the results: tree machine algorithms tend to require as much time to load the problem into 3 the machine and to unload the answer as is required to solve the problem.

Estimates of the necessary size of a tree machine required to solve a useful problem tend to be large. Tree machines too small to store an entire problem would have to solve a problem in parts, swapping the parts between a secondary storage and the tree machine. The effect of swapping is to degrade performance by orders of magnitude, making that an unreasonable alternative. The only solution is to make the machine large enough to store an entire problem. With only a fraction of their IK byte storage available for data storage an unreasonably large number of processors are required.

The reason for this phenomenon is that the processors have so little memory that they cannot perform meaningful computation for very long. The solution to this problem for the hypercube machine is to reduce the number of processors and give each processor much more memory. The speed of the machine is reduced to a more reasonable level because the processors must multiplex their computations. Since a larger portion of the machine is low

For example, sorting N numbers requires N steps to load the problem and N to unload the answer. Sorting is accomplished during the loading process where log N processors cooperate to load a number into the proper processor while maintaining proper order. The average number of sort operations performed by each processor is log N, whereas the number of steps to load and unload the problem is 2N.

cost memory, the cost of a machine required to perform a useful problem is reduced.

3. Potential Performance of the Hardware

Let us consider the economics of processing with an array of microprocessors operating concurrently. Another paper examines the question of whether full concurrency can ever be achieved, and also whether a large enough body of problems exist to justify constructing such a machine [HEP 81].

3.1. A Model of Computation

In this preliminary analysis we will adapt a very simple view of computation: we will assume that a problem solution requires some amount of memory, and that some number of operations are performed. Those problems that will execute efficiently on the hypercube machine will have the characteristic that they can be partitioned into a multiplicity of processors. In this partitioning, each processor will have a fraction of the total memory of the problem, and will perform the same fraction of the total operations performed in the problem. An array of n processors will be equivalent to a single conventional computer with n times the memory and n times the speed.

3.2. Cost/Performance

Let us consider compare the costs of such a machine and a conventional computer. The dominant cost in the hypercube machine is the cost of a single board that contains the basic processor. Let us examine the commercial viability of a hypercube machine by estimating the market cost

of a hypercube machine and comparing its performance with competitive products.

Since the single board of the hypercube machine would be produced in such large volume, its cost would follow the same economics as semiconductor RAM systems today. We will estimate the cost market of a hypercube machine by analogy to a large RAM system.

At today's market prices semiconductor RAM costs \$15,000 per megabyte. Semiconductor RAM boards usually consist of boards populated approximately 75% with 16K RAM chips. One megabyte of RAM would consist of 512 RAM chips and 170 support chips by the above model. The cost per chip is therefore \$22.

The hypercube machine described in this paper consists of a processor with 77 chips. Each processor has a 0.5 MIP performance on normal instructions, a floating point speed of 20 uS, and 1/8 mB of memory. At \$22 per chip the cost is under \$1700 per processor.

A DEC 11/780 (VAX) has a floating point speed of about 1 uS, and could reasonably support 10 mB of memory. A machine in such a configuration would cost \$400,000. If the same \$400,000 were spent on hypercube machine processors at \$1700 each, 235 could be purchased. A hypercube machine of 235 processors would have an equivalent floating performance of 0.1 uS, and 30 mB of memory.

⁴ These prices include power supply and backplane.

A CRAY-1 has a floating point speed of 15 nS, and costs \$15 million with a large amount of memory. To obtain the equivalent floating poperformance with hypercube machine processors at 20 uS per processor, 1,333 would be required. These 1,333 processors would additionally have 166 mB of memory, much more than the CRAY-1, and would cost \$2.2 million.

3.3. Long Range Projections

These prices are conservative. For example, approximately 2/3 of the chips (but less than 1% of the transistors) in the processor are SSI/MSI chips in the interprocessor interface section. Should a large effort be made to build such machines, these chips could be reduced to 1 or 2 LSI chips. Also, the processor used is the oldest 16 bit CPU and the floating point unit is the first constructed by the industry.

As discussed previously, improving technology will continue to decrease the number of chips per processor to a limit of one or two. Since processors are so amenable to IC implementation, their price/performance will increase much more rapidly than average.

In summary, the hypercube machine being constructed at present has a potential price/performance that is about 7 times better than products available today. Even given a substantial inefficiency in software, the hypercube machine will be noticeably better and either a VAX or CRAY-1. Future improvements in microprocessor technology will drastically improve this already good situation. More efficient CPUs and floating point units, and special interprocessor communication chips should reduce price/performance by an order of magnitude.

4. An Overview of the Implementation

The hypercube machine can be divided into three parts for convenience of explanation: 1) the array of microprocessors, called the main processors, 2) the dedicated host, which controls the array and interfaces to 3) the host (or hosts), which are mainframe machines the perform compiling of code for the machine. Figure 5 is an overview of these parts and their interconnections.

4.1. Main Array of Processors

The main array is essentially a multi-dimensional array of microprocessors. With one exception, these are all identical processors that connect only among themselves in a tightly connected network. One of the processors has one extra connection, however that connects the array to the rest of the world.

All of the main processors are connected by a control bus. This bus allows sharing of functions that are same for all processors, such as clock and memory refresh. The control bus also provides a flexible but low bandwidth global communications capability for use by diagnostics and as a network-wide software debugging aid.

The processors are interconnected by fully asynchronous bidirectional connections. The hardware supports a 64 bit interprocessor message by generating interrupts only when complete messages can be input or output.

4.2. Dedicated Rost

The dedicated host is the interface between the general purpose host computers and the array. The dedicated host interfaces to the array

through one asynchronous connection and is the master of the control bus.

The dedicated host also interfaces to the mainframe hosts and to consterminals.

In addition to serving as a hardware interface to the array, the dedicated host fulfills an important function in some algorithms, see [HEP 81]. For this reason, the dedicated host will have a substantial amount of RAM: 512Kb-1Mb.

An unsuspected function of the dedicated host is the running of diagnostics on the entire array. The dedicated host will have the ability to control the supply voltage and clock frequency as well as control the master reset and RAM refresh rate of the entire array. These abilities will aid diagnostic programs in locating faulty boards.

The present plans are to construct the dedicated host with the same as the main processors, for reasons of software compatibility. Future plans may call for more than one dedicated host, or a processor that is faster than the main processors.

4.3. Mainframe Hosts

Since neither the array nor the dedicated host will have any secondary storage, they would be inappropriate for compilers. Compiling will occur on either the HEP VAX or the CS DEC-20 and the machine code will be downloaded to the dedicated host and then to the array. At present it appears that the CS DEC-20 will be used for assembly level system software developement and the HEP VAX will be used for applications programming in C.

5. Proposed Plan of Action

A project to evaluate this architecture will consist of three phases:

- 1. Construction of a 64 processor prototype array and dedicated host.
- 2. Development of system software.
- 3. Application of the machine to different problems.
- 4. Construction of a 1024 processor hypercube machine.

This document will be concerned only with items 1,2, and 4. Caltech's High Energy Physics group is eager to apply such a machine to real physics problems [HEP 81].

5.1. Current Status

Work has already begun on constructing the hypercube machine. Funds were provided in anticipation in the computer science ARPA budget for work on building a concurrent machine. These funds, amounting to a non-renewable \$20,000, are being used at present. ARPA interest in the project is considerable, but in a general atmosphere of budget cutting, funds to construct a useful hypercube machine will be difficult to obtain. Additional funding is being persued with ARPA as well as with others.

As of January 1982 approximately 50% of the engineering has been completed. Engineering is proceeding on the remainder of the machine and will be completed before any additional funding could have an effect.

5.2. Timetable for Future Work

The only part of the machine that has not yet been funded is the

construction of the actual array. A proposed timetable for future work is shown below:

Phase I - 64 processor machine

1 September 1981

5

Project to build 64 processor test model of the hypercube machine begins. Hardware design and prototyping begins immediately.

- 1 January 1982 Working model of the main processor. Software development begins now.
- l March 1982 Design of main processor is complete and the design is submitted to a contractor for PC layout and fabrication of 64 units. A complete software model of the hypercube machine is complete, including the dedicated host and at least two main processors.
- 1 July 1982 Primitive system software is completed. Boards to construct a 64 processor array are delivered by the contractor. Boards are now assembled into an array and tested.
- 1 October 1982 64 processor system is fully operational. Programs of the approximate complexity of Laplace's equation run. A technology evaluation is performed to determine if better chips are available for any part of the system. If necessary, redesign begins.

Phase II - 1024 processor machine

- 1 March 1983 A potentially redesigned main processor is submitted to a contractor for construction of 1024 units. Some physics research problems should be complete by this time.
- 1 October 1983 1024 unit hypercube machine becomes fully operational.

Other parts of the machine are used only in quantity one, and engineering prototypes will be used.

5.3. Cost Estimates

An estimate of the cost of constructing one hypercube machine processor and building it into a processor array is shown in figure 2.

It will be noted that in figure 2 the cost is largely influenced by the \$400.00 cost of the 8087 floating point chip. As of January 1982 the 8087 chips are scheduled for delivery to suppliers on a 4-6 week basis at a retail cost of \$400. It is expected that the price of these chips will drop very significantly in the following few months.

Besides the 8087, the price of other parts is dropping rapidly now. In particular, the 8086 processor and the 64K RAM chips should be available for less than the proposed price. Figure 3 is a prediction of the actual cost of producing the array on a per unit basis. These figures only are used in the later cost estimates.

Figure 4 is a schedule of the expenses that would be required to complete the project if funding were available.

Considerable graduate student and faculty interest has been expressed in the Computer Science Department in communications software for the hypercube machine. Funding of research in this topic can proceed after the machine is in operation. To get the machine into a basic operation it will be necessary to have a primitive network operating system and diagnostics. A manpower budget for this is included in figure 4.

Item	Quantity	Cost	Extension
Double sided PC board:	$\overline{1}$	\$50.00	\$50
8087 floating point:	1	\$400.00	\$400.00
8086 microprocessor:	1	\$100.00	\$100.00
64K RAM (2164):	16	\$14.00	\$224.00
8529A interrupt:	2	\$18.00	\$36.00
74S225 fifo:	1 2	\$4.50	\$54.00
misc IC:	many	\$40.00	\$40.00
Share power supply (2A/5V)	1/10th	\$300.00	\$30.00
Share backplane	1/64th	\$4000.00	\$63.00
sub-total:			\$997.00
Assembly and testing:		\$250.00	\$250.00
total:			\$1247.00

Figure 2: Per Processor Costs

March	1982	\$1200
March	1983	\$800


Figure 3: Estimated Cost of the Main Processor on a Per Unit Basis

	1-Mar-82-	1-0ct-82-	1-Mar-83-			
	30-Sep-82	28-Feb-83	1-0ct-83			
64 processor prototype:	\$76,800					
(64 processors at \$1200 each)						
1023 processor array:			\$819,000			
(1024 processors at \$	800 each)					
Staff (quantity):						
DeBenedictis	1	1	1			
Graduate Student:						
Hardware work:	1	0	1			
Software work:	3	4	3			
Technical:			`			
Hardware work:	1	1	4			
Software work:	1	0	0			

Period

Figure 4: Expense Schedule for Construction of the Hypercube Machine

HOMOGENEOUS MACHINE






Figure 5: An Overview of the Hypercube Machine

17

REFERENCES

- [Browning 80] Sally Browning, <u>The Tree Machine: A Highly Concurrent</u>
 Computing Environment, Ph.D. thesis, California Institute of Technology, 1980.
- [HEP 81] Brooks, E., Fox, G., Gupta, R., Martin, O., Otto, S.,

 DeBenedictis, E., Nearest Neighbor Concurrent Processor, Caltech High
 Energy Physics, Technical Report, 1981.
- [Kung 80] Mead, C., Conway, L., <u>Introduction to VLSI Systems</u>, Addison-Weseley pp. 271-292, chapter 8.3, 1980. Section contributed by H. T. Kung and Charles E. Leiserson
- [Locanthi 80] Bart Locanthi, The Homogeneous Machine, Ph.D. thesis, California Institute of Technology, 1980.
- [Seitz 81] Chuck Seitz, Ensemble Architectures for VLSI -- A Survey and Taxonomy. Attached.

A Communications Operating System for the Homogeneous Machine

13 January 1982

Erik DeBenedictis

Copyright (C) 1982 Caltech. Copying is allowed.

The research described in this document was sponsored by the Defense Advanced Besearch Projects Agency, ARPA Order number 3771, and monitored by the Office of Naval Research under contract number N00014-79-C-0597.

115. 4707

This in an internal working document of the Caltech Computer Science Department. Some of the ideas expressed in this document may be only partially developed or erroneous. All of the materials included are the property of Caltech and its sponsors. Distribution of this document outside the immediate working community is discouraged; publication of this document is forbidden.

1. Introduction

What communications primitives will be available to programs running on the homogeneous machine? One requirement is that the CPU overhead be low when the communications is simple (e.g. systolic). On the other hand, the communications must be general enough to support dynamically allocated processes (e.g. COPE). If a general communications strategy existed that was computable with these requirements it could be implemented as part of the ROM resident operating system.

2. Types of Problems and Necessary Communications Capabilities

A spectrum of communications strategies have been proposed. Each strategy trades simplicity and efficiency for capability. These are listed below:

Systolic:

In systolic communication both the sender and the receiver must be waiting on the same communication event for the event to proceed. Systolic communication is modeled by two monitor calls; one to send a message over a particular cliamnel, and one to receive a message. The characteristics of the calls is that they hang until function can be completed. locking out any other processor activity. No interrupts are required.

Processor Directed: In processor directed communication each message is accompanied by a specification of the processor that is to receive it. When a message enters a processor that message is either delivered to the program running in that processor or relayed to another processor. If relaying must occur the operating system decides which link is most appropriate to forward the message. Queueing can be implemented for relayed messages and/or for messages dustined for the processor. Interrupts are required.

Process Directed:

In process directed communication there may be more than one process in each processor. Furthermore, processes may move around between processors. Communication is directed to a particular process, even though the processor where that

process is currently resident may not be known. Implementation of this scheme is very involved.

3. Processor Directed Communication

Processor directed communication offers extremely high speed and sufficient generality to be the best choice. The communications primatives appropriate for this type of communication are shown below:

Int outA(Dest) Specifies a message to another processor. Dest is the destination processor (0-63).

int outB(Buf,Len) Sends message data to the selected processor. Buf is pointed to an integer array that contains the information to be transmitted. Len bytes starting at Buf are transmitted. The value returned is 0 if the transmission was successful or -1 if output buffer space was full.

int inA()

Receives a message. The value returned is the identification of the sending processor, or -1 if no message was available.

int inB(Buf,Len) Receives a message. Buf is a pointer to a Len word block where the message is deposited. If the remaining message is longer than the buffer, the buffer is filled with as much of the message as possible and 0 is returned. If the message fits in the buffer, the number of bytes transferred is returned.

4. Deadlock

Deadlock can potentially occur for two reasons: 1) the user program assumes too much queueing, or 2) the message passing system deadlocks. The following rule will prevent a user program from deadlocking:

User program deadlock prevention rule:

A user program may not wait on a failed out call unless in calls are processed during the wait.

The message passing system uses a deadlock free routing algorithm. This algorithm is described below (refer to figure 1 for notation):




Figure 1: Notation Concerning Processors in a Hypercube

- Let processors be identified by their coordinate in the hypercober (a.b.c.d.e.f). The letters a.b.c.d.e.f are either zero or one, and are transmitted as a binary number abodef.
- Let the links to other processors he labeled a, b, c, d, e, and f. The labeling is chosen to correspond to the bit labeling of the previous paragraph. (I.e. the processors on either end of link c have identifications that differ only in the c bit.)
- When a message is available from a link the identification of its
 destination processor is analyzed before it is removed from the input
 queue. Analysis consists of XORing the destination processor
 identification with the identification of the processor with the
 message and performing one of two functions:
 - 1. If the identifications are the same then the message is destined for that processor. The message is made available for input. If the input buffer is full, the operating system runs the user program until that is no longer so.
 - 2. If the identifications are different then the message must be forwarded. The link to forward is determined by the following algorithm: the leftmost bit in the difference is located and that determines the forwarding link,


This system does not deadlock for the following reason: If a message actives on


link f (least significant bit) then it must be destined for that processor. This is true because to be forwarded to link f by the previous processor all other bits must match. The user program on the processor must remove the message eventually. The system therefore cannot deadlock with messages in link f.


Now consider link e. If a message has arrived in link e, bits are must match. If bit f matches then the message can be made available for input and time is no problem. If bit f does not match the message is forwarded to link f. Since the system cannot deadlock with a message in link f, it will not deadlock in this condition. Therefore the system will not deadlock with a message in link e or f.

By induction, it has been proven that all links to the right of link x do x, deadlock. If a message arrives on link x then it is known that all bits to the left and including x match. Therefore the message will either match exactly, or it will be forwarded to a link to the right of x. If an exact match occurs, the message is consumed by the user program. If the message is forwarded deadlock country occur because all links to the right of x do not deadlock. Therefore, link x does not deadlock.









rain

14001-8 14001-2 7414-81 7464-81 14001-1 74225-1 74225-2 74225-B 74941-B 74941-2 74225-1 74941-1 74225-0 2164-ram 74109-pa 74280-hi 2164-ram 7432-mi 2164-ram 2164-ram 7400-mem 2164-ram 2164-ram 2164-ram 2164-ram 2164-ram 7465-par 74373-ac 74244-bu 74373-hi 2164-ram 2164-ram 74288-10 2164-ram 2164-ram 7404-7804 74373-10 8288-bus 2164-ram 2164-ram 2164-ram 2164-ram 2164-ram

8086-pro

2-414/

74225-2

8087-mat


8087-mat		
2532-hig 2532-low	74225-3 7484-23	
8259A-s1 8259A-ma	74941-3	
74138 ma 7492 sto 74395-9	74225-3 14001-3	
74138 wr 74174-st 74395-1	74225-4 14001-4 74941-4	
74138-re 74288-st 74395-2	74225-4 7414-45	
74174-ac 7485-aps 74395-3		
	74225-5 7484-45 74941-5	
	74225-5 14001-5	

12 chur may (6) VCC GND no numeric first no NC - just delete. pin #'s UXX - \$4


National Technology
Senta Ana.


muss proct of multilager ~ 8 mil.







PROM / ADDRESS












ACCESSORIES 74367 ADII < ADIO < CGLD02 AD9 CGLOD1 - KGLOD 9 SOA -EXTIN -RESET RESET --CLR GLOCE Di AD8 D Do -><GLOCØ GLOC 1 AD9 > De Do >GLOCI 74174 SLOCZ ×GIOC2 ADIO > Do GLOC3 Do > < GLOC 3 DE ADII > G-10C4 DL >-CLRPTY ADI2 Do -LED LED Di ADB > Do - EXTO UT


FIFO 4-16-4 conventer



State Machine







CONTROL	Bus	ASYNC
CLK	GND	<0Q\$
RESET	GND	<0Q2
INN	GND	- GND
NC	GND	
(GLODA	GND	
<6L001	GND	GND
(GLODZ	GND	ARIL
	CND	< IQ3
< NC	1771 815	<iq1< td=""></iq1<>
< GLOC Ø	GND	
< GLOC1	CIND	
< GLOCZ	GND	
<gloc3< td=""><td>GND</td><td></td></gloc3<>	GND	
CGLOC 4	GND	
< NC	GND	
NC ',		

CABLE

<001

(003

< 002A

GND

GND

SDIY

CIRCO

/ LIGR



Total 72844 787-pc 2164-va 2	28 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	2164-re 2164-r								
2164-va 7487-va 2164-va 2164-v	2164-ve 7487-ve 2164-ve 2164-v	2164-va 2164-v	7238-Io	2164-res	2164-res 2164-res	2184-ras	784-m	388-bus	010	nat.
2164-ve 2164-v	2164-ve 2164-v	2164-va 2164-v		7407-per 164-res	164-re	184-ra			786-F	787-
		2184-78 2184-7	28 Hr			-	74373-0	74244-b	<u></u>	<u></u>
							I j	2	6-low	Fhin

8259A-s1

7427-ets 74288-et 7455-eps

74365-8 74365-2 74365-3

784-29 1881-3 1881-3 1881-5 18

7425-3 7425-3 7425-4 7425-4 7425-5 7425-5



Jeffery Cavallaro

Thu Apr 22 17:47:19 1982

kreak.chp

R42+13 PINS

54

: GND

Sorted List: X: 0.00 Y: 0.00 +5/GND 01 PINS :5V X: 0.10 Y: 0.00 +5/GND +5/GND R03+01 PINS 2 : GND X: 0.50 Y: 0.00 **RØ5+Ø1 PINS** 3 :50 +5/GND X: 0.90 Y: 0.00 4 R07+01 PINS : GND +5/GND X: 1.30 Y: 0.00 R09+01 PINS 5 :5V X: 1.70 Y: 0.00 +5/GND R11+01 PINS X: 2.10 Y: 0.00 6 : GND +5/GND R13+01 PINS 7 :50 X: 2.50 Y: 0.00 +5/GND R15+01 PINS В : GND +5/GND X: 2.90 Y: 0.00 R17+01 PINS 9 :5U +5/GND X: 3.30 Y: 0.00 R19+01 PINS X: 3.70 Y: 0.00 10 : GND +5/GND R21+01 PINS 11 ; 5U X: 4.10 Y: 0.00 +5/GND R22+01 PINS 12 : GND +5/GND X: 4,40 Y: 0.00 R24+01 PINS 13 : 5U +5/GND X: 4.80 Y: 0.00 R25+01 PINS 14 : GND X: 5.10 Y: 0.00 +5/GND R27+01 PINS 15 :50 +5/GND X: 5.50 Y; 0.00 R28+01 PINS X: 5.80 Y: 0.00 16 : GND +5/GND 2414 10+0ER 17 X: 6.20 Y: 0.00 :50 +5/GND R31+01 PINS 10 : GND X: 6.50 Y: 0.00 +5/GND R33+01 PIN5 19 : 5V X: 6.90 Y: 0.00 +5/GND R34+01 PINS 20 : GND +5/GND X: 7.20 Y: 0.00 :50 R36+01 PINS 21 +5/GND X: 7.60 Y: 0.00 R38+01 PINS 22 : GND X: 8.00 Y: 0.00 +5/GND R40+01 PINS 23 ;5V X: 8.40 Y: 0.00 +5/GND R42+01 PINS 24 ; GND +5/GND X: 8.80 Y: 0.00 R44+01 PINS 25 :5U +5/GND X: 9.20 Y: 0.00 R4 01 PINS 26 X: 9.60 Y: 0.00 : GND +5/GND R48+01 PINS 27 :5V +5/GND X:10.00 Y: 0.00 28 R50+01 PINS : GND +5/GND X:10,40 Y: 0.00 R52+01 PINS 29 :50 +5/GND X:10.80 Y: 0.00 R54+01 PINS 30 : GND +5/GND X:11,20 Y' 0,00 **RØ1+13 PINS** 31 :5U +5/GND X: 0.10 Y: -1.20 **R03+13 PINS** 32 : GND X: 0.50 Y:-1.20 +5/GND X: 0.90 Y:-1.20 R05+13 PINS :50 33 +5/GND **R07+13 PINS** 34 ; GND +5/GND X: 1.30 Y:-1.20 R09+13 PINS 35 : 5V +5/GND X: 1.70 Y:-1.20 R11+13 PINS X: 2.10 Y:-1.20 36 : GND +5/GND R13+13 PINS 37 :5V X: 2.50 Y;-1.20 +5/GND R15+13 PINS 38 X: 2.90 Y;-1.20 : GND +5/GND R17+13 PINS 39 :50 +5/GND X: 3.30 Y:-1.20 X: 3.70 Y:-1,20 R19+13 PINS 40 : GND +5/GND R21+13 PINS 41 :50 X: 4.10 Y:-1.20 +5/GND R22+13 PINS 42 : GND X: 4.40 Y:-1.20 +5/GND R24+13 PINS 43 :50 X: 4.80 Y:-1.20 +5/GND X: 5.10 Y:-1.20 R25+13 PINS 44 : GND +5/GND 45 X: 5.50 Y:-1.20 R27+13 PINS :5⊍ +5/GND R28+13 PINS 46 : GND X: 5.80 Y:-1.20 +5/GND 47 :50 X: 6.20 Y:-1.20 R30+13 PINS +5/GND R31+13 PINS 48 X: 6.50 Y:-1.20 : GND +5/GND X: 6,90 Y:-1.20 R33+13 PINS 49 :5V +5/GND X: 7.20 Y:-1.20 **R34+13 PINS** 50 : GND +5/GND R3413 PINS 51 :5U +5/GND X: 7.50 Y:-1.20 R3 13 PINS 52 : GND +5/GND X: 8.00 Y:-1.20 R40+13 PINS 53 : 5V +5/GND X: 8.40 Y:-1.20

+5/GND

X; 8.80 Y;-1.20

R44+13	PINS	55	:50	+5/GND	X: 9.20 Y:-1.20
R4 13	PINS	56	GND	+5/GND	X: 9.60 Y:-1.20
R45+13	PINS	57	:50	+5/GND	X:10.00 Y:-1.20
R50+13	PINS	58	: GND	+5/GND	X:10.40 Y:-1.20
R52+13	PINS	59	: 50	+5/GND	X:10.80 Y:-1.20
R54+13	PINS	60	: GND	+5/GND	X:11.20 Y:-1.20
RØ1+25	PINS	51	:50	+5/GND	X: 0.10 Y:-2.40
RØ3+25	PINS	62	; GND	+5/GND	X: 0.50 Y:-2.40
RØ5+25	PINS	63	:50	+5/GND	X: 0.90 Y:-2.40
RØ7+25	PINS	64	: GND	+5/GND	X: 1.30 Y:-2.40
RØ9+25	PINS	65	:50	+5/GND	X: 1.78 Y:-2.40
R11+25	PINS	66	: GND	+5/GND	X: 2.10 Y:-2.40
R13+25		67	:50	+5/GND	X: 2.58 Y:-2.40
R15+25		68	: GND	+5/GND	X: 2.90 Y:-2.40
R17+25		69	:50	+5/GND	X: 3.30 Y:-2.40
R19+25		70	GND	+5/GND	X: 3.70 Y:-2.40
R21+25		71	:\$0	+5/GND	X: 4.10 Y:-2.40
R22+25		72	: GND	+5/GND	X: 4.40 Y:-2.40
R24+25		73	:5U	+5/GND	X: 4.80 Y:-2.40
R25+25		74	: GND	+5/GND	X: 5.10 Y:-2.40
R27+25		75	:50	+5/GND	X: 5.50 Y:-2.40
R28+25		76	: GND	+5/GND	X: 5.80 Y:-2.40
R30+25		77	:50	+5/GND	X: 6.20 Y:-2.40
R31+25		78	: GND	+5/GND	X: 6.50 Y:-2.40
R31+25		79	:50	+5/GND	X: 6.90 Y:-2.40
R34+25		80	GND	+5/GND	X: 7.20 Y:-2.40
R35±25		81	:50	+5/GND	X: 7.60 Y:-2.40
RE 25		82	: GND		
R40+25				+5/GND	X: 8.00 Y:-2.40
		83	:50	+5/GND	X: 8.40 Y:-2.40
R42+25		84	: GND	+5/GND	X: 8.80 Y:-2,40
R44+25		85	: 5U	+5/GND	X: 9.20 Y:-2.40
R46+25		86	: GND	+5/GND	X: 9.60 Y:-2.40
R48+25		87	:50	+5/GND	X:10.00 Y:-2.40
R50+25		88	: GND	+5/GND	X:10.40 Y:-2.40
R52+25		89	:50	+5/GND	X:10.80 Y:-2.40
R54+25		90	: GND	+5/GND	X:11.20 Y:-2.40
RØ1+37		91	:50	+5/GND	X: 0.10 Y:-3.60
RØ3+37		92	GND	+5/GND	X: 0.50 Y:-3.60
RØ5+37		93	:50	+5/GND	X: 0.90 Y:-3.60
RØ7+37		94	: GND	+5/GND	X: 1.30 Y:-3.60
RØ9+37		95	: 50	+5/GND	X: 1.70 Y:-3.60
R11+37		96	: GND	+5/GND	X: 2.10 Y:-3.60
R13+37		97	:50	+5/GND	X: 2.50 Y:-3.60
R15+37		98	: GND	+5/GND	X: 2.90 Y:-3.60
R17+37		93	:50	+5/GND	X: 3.30 Y:-3.60
R19+37		100	: GND	+5/GND	X: 3.70 Y:-3.60
R21+37		101	: 50	+5/GND	X: 4.10 Y:-3.60
R22+37		102	GND	+5/GND	X: 4.40 Y:-3.60
R24+37		103	:50	+5/GND	X: 4.80 Y:-3.60
R25+37		104	: GND	+5/GND	X: 5.10 Y:-3.60
R27+37		105	: 50	+5/GND	X: 5.50 Y:-3.60
R28+37		106	: GND	+5/GND	X: 5.80 Y:-3.60
R37 37		107	:50	+5/GND	X: 6.20 Y:-3.60
R3 ■ 37		108	GND	+5/GND	X: 6.50 Y:-3.60
R33+37		109	: 50	+5/GND	X: 6.90 Y:-3.60
R34+37	PINS	110	: GND	+5/GND	X: 7.20 Y:-3.60
1000					

R36+37	PINS	111	:50	+5/GND	х:	7.60	Y:-3.60
R2 37	PINS	112	: GND	+5/GND	X:	8.00	93.E-:Y
R4-37	PINS	113	:50	+5/GND	X:	8.40	03.E-:Y
R42+37	PINS	114	GND	+5/GND	X:	8.80	Y:-3.60
R44+37	PINS	115	:50	+5/GND	X:	9.20	Y:-3.60
R46+37	PINS	116	: GND	+5/GND	X:	9.60	Y:-3.60
R48+37	PINS	117	:50	+5/GND	X:1	0.00	Y:-3.60
R5Ø+37	PINS	118	: GND	+5/GND			Y:-3.60
R52+37	PINS	119	:50	+5/GND			Y:~3.60
R54+37	PINS	120	; GND	+5/GND			Y:-3.60
RØ1+49	PINS	121	:50	+5/GND			Y:-4.80
R 0 3+49	PIN5	122	: GND	+5/GND			Y:-4.80
RØ5+49	PINS	123	: 50	+5/GND	X:		Y:-4.80
RØ7+49	PINS	124	: GND	+5/GND	X:		Y:-4.80
RØ9+49	PINS	125	: 50	+5/GND	X:		Y:-4.80
R11+49	PINS	126	: GND	+5/GND			Y:-4.80
R13+49	PINS	127	: 50	+5/GND	X:		Y:-4.80
R15+49	PINS	128	GND	+5/GND	X:		Y:-4.80
R17+49	PINS	129	:50	+5/GND	X :		Y:-4.80
R19+49	PINS	130	GND	+5/GND	X:		Y:-4.80
R21+49	PINS	131	:50	+5/GND	X :		Y:-4.80
R22+49	PINS	132	: GND	+5/GND	X:		Y:-4.80
R24+49	PINS	EE 1	:50	+5/GND	X:		Y:-4.80
R25+49		134	: GND	+5/GND	x :		Y:-4.80
R27+49		135	: 5V	+5/GND	X:		Y:-4.80
R28+49		136	: GND	+5/GND	Χï		Y:-4.80
R30+49		137	:50	+5/GND	X:		Y:-4.80
R3 49		138	; GND	+5/GND	X:		Y:-4.80
R33749		199	: 50	+5/GND	X:		Y:-4.80
R34+49		140	: GND	+5/GND	X÷		Y:-4.80
R36+49		141	: 50	+5/GND	X		Y: ~4.80
R38+49		142	: GND	+5/GND	X :		Y:-4.80
R40+49		143	:50	+5/GND	X		Y:-4.80
R42+49		144	: GND	+5/GND	X:		Y:-4.80
R44+49		145	: 50	+5/GND	X:		Y:-4.80
R46+49		146	: GND	+5/GND	X:		Y:-4.80
R48+49		147	: 50	+5/GND			Y:-4.80
R50+49		148	: GND	+5/GND			Y:-4.80
R52+49		149	:50	+5/GND			Y:-4.80
R54+49		150	: GND	+5/GND			Y:-4.80
RØ1+Ø7		151	: GND	+5/GND			Y:-0.60
RØ3+Ø7		152	:50	+5/GND	X:		Y:-0.60
RØ5+07		153	GND	+5/GND	X:		Y:-0.50
RØ7+07		154	:50	+5/GND			Y:-0.50
R09+07		155	: GND	+5/GND	X:		Y:-0.60
R11+07		156	:50	+5/GND	X:		Y:-0.60
R13+07		157	GND	+5/GND	X:		Y:-0.60
R15+07		158	:50	+5/GND	X:		Y:-0.60
R17+07		159	GND	+5/GND	X:		Y:-0.60
R19+07		160	:50	+5/GND	X:		Y:-0.60
R21+07		161	GND	+5/GND	X:		Y:-0.60
R22+07		162	:50	+5/GND			Y:-0.60
R24407		163	GND	+5/GND			Y:-0.60
R2 37		164	:50	+5/GND	X;		Y:-0.60
R27+07		165	GND	+5/GND			Y:-0.60
R28+07	PIN2	166	:50	+5/GND	X:	5.80	Y:-0.60

R30+07	PINS	167	: GND	+5/GND	X: 6.20 Y:-0.60
R3 27	PINS	168	:50	+5/GND	X: 6.50 Y:-0.60
R33-07	PINS	169	: GND	+5/GND	X: 6.90 Y:-0,60
R34+07	PINS	170	:50	+5/GND	X: 7.20 Y:-0.60
R36+07	PINS	171	: GND	+5/GND	X: 7.60 Y:-0.60
R38+07	PINS	172	:50	+5/GND	X: 8.00 Y:-0.60
R40+07	PINS	173	: GND	+5/GND	X: 8.40 Y:-0.60
R42+07	PINS	174	:5V	+5/GND	X: 8.80 Y:-0.60
R44+07	PINS	175	: GND	+5/GND	X: 9.20 Y:-0.60
R46+07	PINS	176	:50	+5/GND	X: 9.60 Y:-0.60
R48+07	PINS	177	: GND	+5/GND	X:10.00 Y:-0.60
R5Ø+Ø7	PINS	178	:5V	+5/GND	X:10.40 Y:-0.60
R52+07		179	: GND	+5/GND	X:10.80 Y:-0.60
R54+07		180	:5∪	+5/GND	X:11.20 Y:-0.60
RØ1+19		181	: GND	+5/GND	X: 0.10 Y:-1.80
RØ3+19		182	: 5V	+5/GND	X: 0.50 Y:-1.80
RØ5+19	PINS	183	: GND	+5/GND	X: 0.90 Y:-1.80
RØ7+19		184	:50	+5/GND	X: 1.30 Y:-1.80
RØ9+19		185	GND	+5/GND	X: 1.70 Y:-1.80
R11+19		186	:50	+5/GND	X: 2.10 Y:-1.80
R13+19		187	: GND	+5/GND	X: 2.50 Y:-1.80
R15+19		188	:50	+5/GND	X: 2.90 Y:-1.80
R17+19		189	GND	+5/GND	X: 3.30 Y:-1.80
R19+19		190	:50	+5/GND	X: 3.70 Y:-1.80
R21+19		191	GND	+5/GND	X: 4.10 Y:-1.80
R22+19		192	:50	+5/GND	X: 4.40 Y:-1.80
R24+19		193	: GND	+5/GND	X: 4.80 Y:-1.80
RZ 19		194	:50	+5/GND	X: 5.10 Y:-1.80
R27+19		195	GND	+5/GND	X: 5.50 Y:-1.80
R28+19		196	:5V	+5/GND	X: 5.80 Y:-1.80
R3Ø+19		197	GND	+5/GND	X: 6.20 Y:-1.80
R31+19		198	:5V	+5/GND	X: 6.50 Y:-1.80
R33+19		199	GND	+5/GND	X: 6.90 Y:-1.80
R34+19		200	:54	+5/GND	X: 7,20 Y:-1.80
R36+19		201	: GND	+5/GND	X: 7.60 Y:-1.80
R38+19		202	: 5V	+5/GND	X: 8.00 Y:-1.80
R40+19		203	GND	+5/GND	X: 8.40 Y:-1.80
R42+19		204	:50	+5/GND	X: 8.80 Y:-1.80
R44+19		205	: GND	+5/GND	X: 9.20 Y:-1.80
R46+19		206	:5∨	+5/GND	X: 9.60 Y:-1.80
R48+19		207	: GND	+5/GND	X:10,00 Y:-1.80
R50+19		208	:50	+5/GND	X:10.40 Y:-1.80
R52+19		209	: GND	+5/GND	X:10.80 Y:-1.80
R54+19		210	:50	+5/GND	X:11.20 Y:-1.80
RØ1+31		211	: GND	+5/GND	X: 0.10 Y:-3.00
RØ3+31		212	:50	+5/GND	X: 0.50 Y:-3.00
RØ5+31		213	: GND	+5/GND	X: 0.90 Y:-3.00
RØ7+31		214	:50	+5/GND	X: 1.30 Y:-3.00
RØ9+31		215	: GND	+5/GND	X: 1.70 Y:-3.00
R11+31		216	:50	+5/GND	X: 2.10 Y:-9.00
R13+31		217	: GND	+5/GND	X: 2.50 Y:-3.00
R15+31		216	: 5V	+5/GND	X: 2.90 Y:-3.00
R1 31		219	: GND	+5/GND	X: 3.30 Y:-3.00
RI 31		220	:50	+5/GND	X: 3.70 Y:-3.00
R21+31		221	: GND	+5/GND	X: 4.10 Y:-3.00
R22+31		222	:50	+5/GND	X: 4.40 Y:-3.00
			= *		11.12 1.4 2.00

R24+31	PINS	223	: GND	+5/GND	X: 4.80 Y:-3.00
R2-131	PINS	224	:5∪	+5/GND	X: 5.10 Y:-3.00
R2 +31	PINS	225	: GND	+5/GND	X: 5.50 Y:-9.00
R28+31	PINS	226	:50	+5/GND	X: 5,80 Y:~9.00
R30+31	PINS	227	: GND	+5/GND	X: 6.20 Y:-3.00
R31+31		228	:50	+5/GND	X: 6.50 Y:-3.00
R33+31		229	: GND	+5/GND	X: 6.90 Y:~3.00
R34+31		230	:50	+5/GND	X: 7.20 Y:-3.00
R36+31		231	: GND	+5/GND	X: 7.60 Y:-3.00
R38+31	70 J. S. S. S. S. S. S.	232	:50	+5/GND	X: 8.00 Y:-3.00
R40+31		233	: GND	+5/GND	X: 8.40 Y:-3.00
R42+31		234	:5V	+5/GND	X: 8.80 Y:-3.00
R44+31		235	GND	+5/GND	X: 9.20 Y:-3.00
R46+31		236	:50	+5/GND	X: 9.60 Y:~3.00
R48+31		237	: GND	+5/GND	X:10.00 Y:-3.00
R50+31		238	:50	+5/GND	X:10.40 Y:-3.00
R52+31		239	GND	+5/GND	X:10.80 Y:-3.00
R54+31		240	:50	+5/GND	X:11.20 Y:-3.00
RØ1+43	111	241	: GND	+5/GND	X: 0.10 Y:-4.20
R03+43		242	:54	+5/GND	X: 0.50 Y:-4.20
R05+43		243	GND	+5/GND	X: 0.90 Y:-4.20
R07+43		244	:54	+5/GND	X: 1.30 Y:-4.28
RØ9+43		245	GND	+5/GND	X; 1.78 Y;-4.28
R11+43		246	:54	+5/GND	X: 2.10 Y:-4.20
R13+43		247	: GND	+5/GND	X: 2.50 Y:-4.20
R15+43		248	:50	+5/GND	X: 2.90 Y:-4.20
R17+43		249	: GND	+5/GND	X: 3,30 Y:-4.20
R1 43		250	:50	+5/GND	X: 3.70 Y:~4.20
R21+43		251	: GND	+5/GND	X: 4,10 Y:-4,28
R22+43		252	:50	+5/GND	X: 4.40 Y:-4.20
R24+43		253	GND	+5/GND	X: 4.80 Y:-4.20
R25+43		254	:50	+5/GND	X: 5.10 Y:-4.20
R27+43		255	GND	+5/GND	X: 5.50 Y:-4.20
R28+43		256	:50	+5/GND	X: 5.80 Y:-4.20
R3Ø+43		257	: GND	+5/GND	X: 6.20 Y:-4,20
R31+43		258	:50	+5/GND	X: 6.50 Y:-4.20
R33+43		259	: GND	+5/GND	X: 6.90 Y:-4.20
R34+43	PINS		:50	+5/GND	X: 7.20 Y:-4.20
R36+43		261	: GND	+5/GND	X: 7.60 Y:-4.20
R38+43		262	:50	+5/GND	X: 8.00 Y:-4.20
R40+43		263	: GND	+5/GND	X: 8.48 Y:-4.28
R42+43	PINS	264	:50	+5/GND	X: 8.88 Y;-4.28
R44+43		265	: GND	+5/GND	X: 9.20 Y:-4.20
R46+43		266	:50	+5/GND	X: 9.60 Y:-4.28
R48+43		267	: GND	+5/GND	X:10.00 Y:-4.20
R50+43		268	:50	+5/GND	X:10.40 Y:-4.20
R52+43		269	: GND	+5/GND	X:10.80 Y:-4.20
R54+43		270	:50	+5/GND	X:11.20 Y:-4.20
RØ3+55		271	:50	+5/GND	X: 0.50 Y:-5.40
RØ5+55		272	: GND	+5/GND	X: 0.90 Y:-5.40
R07+55		273	:50	+5/GND	X: 1.30 Y:-5.40
RØ9+55		274	: GND	+5/GND	X: 1.78 Y:-5.48
R11+55		275	:50	+5/GND	X: 2.10 Y:-5.48
R1 55		276	: GND	+5/GND	X: 2.50 Y:-5.40
R15+55		277	:5U	+5/GND	X: 2.90 Y:-5.40
R17+55		278	GND	+5/GND	X: 3.30 Y:-5.48
	-7. X-W-92				

R19+55	PINS	279	:5∪	+5/GND	X: 3.70 Y:-5.40
R2 5 5	PINS	280	: GND	+5/GND	X: 4.10 Y:-5.40
R22-55	PINS	281	:50	+5/GND	X: 4.40 Y:-5.40
R24+55		282	: GND	+5/GND	X: 4.80 Y:-5.40
R25+55		283	:50	+5/GND	X: 5.10 Y:-5.40
R27+55		284	GND	+5/GND	X: 5.50 Y:-5.40
R28+55		285	:50	+5/GND	X: 5.80 Y:-5.40
R20+55		286	: GND	+5/GND	X: 6.20 Y: 5.40
R31+55		287	:50	+5/GND	X: 6.50 Y:-5.40
R33+55		288	: GND	+5/GND	X: 6.90 Y:-5.40
R34+55		289	: 5U	+5/GND	X: 7.20 Y:-5.40
R36+55		290	: GND	+5/GND	X: 7.60 Y:-5.40
R38+55	PINS	291	:54	+5/GND	X: 8.00 Y:-5.40
R40+55	PIN5	292	: GND	+5/GND	X: 0.40 Y:-5.40
R42+55	PINS	293	: 5V	+5/GND	X: 8.80 Y:-5.40
R44+55	PINS	294	GND	+5/GND	X: 9.20 Y:-5.40
R46+55	PINS	295	:50	+5/GND	X: 9.60 Y:-5.40
R4B+55	PINS	296	: GND	+5/GND	X:10.00 Y:-5.40
R50+55		297	:54	+5/GND	X:10.40 Y:-5.40
R52+55		298	: GND	+5/GND	X:10.80 Y:-5.40
NOL 100	. 1110		- 6.72	. 5. 5.15	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
PINS				Multibus connector	X: 0.00 Y: 0.00
	DYNE	4	NC		
RØ50FF		1	NC	Multibus connector	
RØ50FF		2	NC	Multibus connector	X: 0.80 Y: 0.40
RØ50FF		3	NC	Multibus connector	X: 0,90 Y: 0.50
RØ50FF		4	ИC	Multibus connector	X: 0.90 Y: 0.40
R070FF		5	NC	Multibus connector	X: 1.20 Y: 0.50
REF	PINS	6	^INIT/	Multibus connector	X: 1.20 Y: 0.40
RØBOFF	PINS	7	NC	Multibus connector	X: 1.40 Y: 0.50
RØ80FF	PINS	8	NC	Multibus connector	X: 1.40 Y: 0.40
RØ80FF	PINS	9	NC	Multibus connector	X: 1.50 Y: 0.50
RØ80FF	PINS	10	NC	Multibus connector	X: 1.50 Y: 0.40
RØ90FF	PINS	11	NC	Multibus connector	X: 1.70 Y: 0.50
RØSOFF		12	NC	Multibus connector	X: 1.70 Y: 0.40
R100FF		13	NC	Multibus connector	X: 1.80 Y: 0.50
R100FF		14	NC	Multibus connector	X; 1.80 Y; 0.40
R110FF		15	NC	Multibus connector	X: 2.80 Y: 0.50
R110FF		16	NC	Multibus connector	X: 2.00 Y: 0.40
		17	NC		X: 2.10 Y: 0.50
R110FF				Multibus connector	X: 2.10 Y: 0.40
R110FF		18	NC	Multibus connector	
R120FF		19	NC	Multibus connector	X: 2.30 Y: 0.50
R120FF		20	NC	Multibus connector	X: 2.30 Y: 0.40
R130FF		21	NC	Multibus connector	X; 2.40 Y: 0.50
R130FF		22	NC	Multibus connector	X: 2.40 Y: 0.40
R140FF		23	NC	Multibus connector	X: 2.60 Y: 0.50
R140FF	PINS	24	NC	Multibus connector	X: 2.60 Y: 0.40
R140FF	PIN5	25	NC	Multibus connector	X: 2.70 Y: 0.50
R140FF	PINS	26	NC	Multibus connector	X: 2.70 Y: 0.40
R150FF	PINS	27	NC	Multibus connector	X: 2.90 Y: 0.50
R150FF	PINS	28	ИС	Multibus connector	X: 2.90 Y: 0.40
R160FF		29	NC	Multibus connector	X: 3.00 Y: 0.50
R160FF		30	NC	Multibus connector	X: 3.00 Y: 0.40
RI-FF		31	NC	Multibus connector	X: 3.20 Y: 0.50
RIFF		32	NC	Multibus connector	X; 3.20 Y; 0.40
R180FF		33	NC	Multibus connector	X: 3.40 Y: 0.50
R180FF		34	NC	Multibus connector	X: 3.40 Y: 0.40
KIBUFF	L. T142	34	140	Harrings CollingCfOl	7. 2.46 I. 6.46


							11 7992
R190FF	PINS	35	NC	Multibus connector X:	3.60	Y:	0.50
R1 FF	PINS	36	NC	Multibus connector X:	3.60	Y:	0.40
R1 FF	PINS	37	NC	Multibus connector X:	3.70	Y:	0.50
R190FF	PINS	38	NC	Multibus connector X:	3.70	Y:	0.40
R200FF	PINS	39	NC	Multibus connector X:	3.90	Υ:	0.50
R200FF	PINS	40	NC	Multibus connector X:	9.9Ø	Y:	0.40
R210FF	PINS	41	NC	Multibus connector X:	4.00	Υ:	0.50
R210FF	PINS	42	NC	Multibus connector X:	4.00	Υ:	0.40
R220FF	PINS	43	NC	Multibus connector X:	4.20	Υ:	0.50
R220FF	PINS	44	NC	Multibus connector X:	4,20	Υ:	0.40
R220FF	PINS	45	ИС	Multibus connector X:	4.30	Y:	0.50
R220FF	PINS	46	NC	Multibus connector X:	4.30	Y:	0.40
R230FF	PINS	47	NC	Multibus connector X:	4.50	Y:	0.50
R230FF		48	NC	Multibus connector X:	4.50	Y:	0.40
R230FF		49	NC	Multibus connector X:	4.60	Y:	0.50
RZ30FF		50	NC	Multibus connector X:	4.60	Y:	0.40
R240FF	PINS	51	NC	Multibus connector X:	4.80	Υ:	0.50
R240FF	PINS	52	NC	Multibus connector X:	4.80	Υ:	0.40
R250FF		53	NC		4.90		0.50
R250FF		54	NC	Multibus connector X:	4.90	Y:	0.40
R250FF		55	NC		5.10	Y:	0.50
R250FF		56	NC		5.10	Υ:	0.40
R260FF	PINS	5 7	NC	Multibus connector X:	5.30	Υ:	0.50
R260FF	PINS	58	NC		5.30		0.40
R270FF		59	NC		5.50		0.50
R270FF		60	NC		5,50		0.40
R280FF		61	NC		5.60		0.50
Ranff		62	NC		5.60		0.40
RZBOFF		63	NC		5.80		0.50
R280FF		64	NC		5.80		0.40
R290FF		65	NC		5.90		0.50
R290FF		66	NC		5.90		0.40
R300FF	PINS	67	NC		6.20		0.50
R3ØOFF		68	NC		6.20		0.40
R310FF		69	NC	Multibus connector X:	6.30	Y:	0.50
R310FF		70	NC	Multibus connector X:	6.30	Υ:	0.40
RØ6PØ3	DIP14			7407-OUTPUT MULTIBUS DRIVER (OPENX:			
R06P03	R06P03	1	RCU	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
RØ6PØ4	E09909	2	*DELAY	7407-OUTPUT MULTIBUS DRIVER (OPENX:	1.10	Y:-	Ø.30
R06P05	E094809	3	-RESET	7407-OUTPUT MULTIBUS DRIVER (OPENX:	1.10	Y:-	0.40
RØ6PØ6	R06P03	4	*INIT/	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
RØ6PØ7	R06P03	5	NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:	1.10	Y:-	0.60
RØ6PØ8	R06P03	6	\$NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:	1.10	Y:-	0.70
RØ6PØ9	R06 P0 3	7	GND	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
R05P09	R06P03	8	\$NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:	0.90	Y:-	0.80
R05P08	R06P03	9	NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:	0.60	Y:~	0.70
R05P07	R06P03	10	\$NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
RØ5PØ6	RØ6PØ3	11	NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
RØ5PØ5	R06P03	12	\$NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
	R06P03	13	NC	7407-OUTPUT MULTIBUS DRIVER (OPENX:			
R05P03	R06P03	14	5∪	7407-OUTPUT MULTIBUS DRIVER (OPENX:	0.80	Y:-	0.20
_	DIP14	_		7414-LEUEL DETECTOR (74C14 SCHMITX:			
	R10P03	1	DELAY	7414-LEUEL DETECTOR (74C14 SCHMITX:			
R10P04	R10P03	2	\$-RESET	7414~LEUEL DETECTOR (74C14 SCHMITX:	1.90	Υ:-	0E.0

				그 그 그 사람들이 가장 있는 게 되었다면서 그 그 그 가지 않았다.	
R10P05	R10P03	3	-RCU	7414-LEUEL DETECTOR (74C14 SCHMITX: 1.90 Y	:-0.40
R1 26		4	\$RCV	7414-LEVEL DETECTOR (74C14 SCHMITX: 1.90 Y	
R1-07		5	NC	7414-LEUEL DETECTOR (74C14 SCHMITX: 1.90 Y	
R10P08		6	\$NC		:-0.70
R10P09		7	GND		:-0.80
R09P09		8	#NC		':-0.80
RØ9PØ8		9	NC		':-0.70
		10	SNC		·-0.60
R09P07		-			
RØ9PØ6		11	NC THE		':-0.50
RØ9PØ5		12	\$NC		':-0.40
RØ9PØ4		13	NC		/:-0.30
R09P03	R10P03	14	5V	7414-LEUEL DETECTOR (74C14 SCHMITX: 1.60 Y	':-0.20
				WC. 45 T.	
R04P03					:-0.20
R04P03		1	KRCU	-	:-0.20
R04P04		2	NC		':-0.30
RØ4P05		3	\$-RCV		';-0.40
R04P06		4	NC		/:-0.50
RØ4PØ7	R04P03	5	NC		/:-0.60
RØ4PØ8	RØ4PØ3	6	\$ NC		1:-0.70
RØ4PØ9	RØ4PØ3	7	GND	7 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	/:-0.80
RØ 3PØ9	R04P03	В	\$NC	75189-INPUT RS232 TO TTL RECEIVERX: 0.40 Y	7:-0.80
RØ3PØ8	RØ4PØ3	9	NC	75189-INPUT RS232 TO TTL RECEIVERX: 0.40 Y	':-0.70
RØ3PØ7	R04P03	10	NC	75189-INPUT RS232 TO TTL RECEIVERX: 0.40 Y	/:-0.60
RØ3PØ6	RØ4PØ3	11	SNC	75189-INPUT RS232 TO TTL RECEIVERX: 0.40 Y	/:-0.50
RØ3FØ5	RØ4PØ3	12	NC	75189-INPUT RS232 TO TTL RECEIVERX: 0.40 Y	':-0.40
	RØ4PØ3	13	NC		r:-0.30
	RØ4PØ3	14	5V		':-Ø.2Ø
		•			
R04P01	CAP			CAP-5V BYPASS X: 0.70 Y	/: a.aa
RØ4PØ1	R04P01	1	; GND		': 0.00
	R04P01	2	;50	CAP-5U BYPASS X: 0.40 Y	
11051 01	1041 01	-	, 54	7. 01-10 I	- 6.66
RØ6PØ1	CAP			CAP-5U BYPASS X: 1.10 Y	
	R06P01	1	GND	CAP-5U BYPASS X: 1.10 Y	
R05P01		2	;50	CAP-50 BYPASS X: 0.80 Y	
KMDLAT	KARLET	2	,30	CHF-20 B1FH33 7. 8.88 1	. 0.00
R08P01	CAR			CAP-5V BYPASS X: 1.50 Y	
			GND		
R07P01	KARLAI	2	; 50	CAP-5U BYPASS X: 1.20 Y	. 6.96
	- -			04D EU DU04DD	
R10P01				CAP-5U BYPASS X: 1.90 Y	
R10P01		1		CAP-5U BYPASS X: 1.90 Y	
RØ9PØ1	RIUPUI	2	;5U	CAP-5U BYPASS X: 1.60 Y	r: 0.00
RØ4P12				CAP-5V BYPASS X: 0.70 Y	
RØ4P12			; GND	CAP-5V BYPASS X: 0.70 Y	
RØ3P12	RØ4P12	2	;5V	CAP-5U BYPASS X: Ø.40 Y	/:-1.10
R06P12	-			CAP-SU BYPASS X: 1,10 Y	
RØ6P12		1		CAP-5U BYPASS X: 1.10 Y	
RØ5P12	RØ6P12	2	; 5U	CAP-5U BYPASS X: 0.80 Y	':-1.10
RE-12	CAP			CAP-5V BYPASS X: 1.50 Y	
RØ8P12	RØ8P12	1	; GND	CAP-5U BYPASS X: 1.50 Y	/:-1.10
RØ7P12	RØ8P12	2	;5V	CAP-5U BYPASS X: 1.20 Y	1:-1.10

R1-212	CAP			CAP-5U BYPASS	X:	1.90	Y:-1.10
R1 12	R10P12	1	; GND	CAP-5V BYPASS	χ:	1.98	Y:-1.10
RØ9P12	R10P12	2	; 5V	CAP-5V BYPASS	×:	1.60	Y:-1.10
R08P03	DIP16			COMP-RESET ANALOG	X:	1.50	Y:-0.20
RØ8PØ3	R08P03	1	NC	COMP-RESET ANALOG	X:	1.50	Y:-0.20
R08P04	R08P03	2	NC	COMP-RESET ANALOG	X:	1.50	Y:-0.30
R08P05	R08P03	3	NC	COMP-RESET ANALOG	X:	1.50	Y:-0.40
RØ8PØ6	R08P03	4	NC	COMP-RESET ANALOG	X:	1.50	Y:-0.50
RØ8PØ7	R08P03	5	! DELAY	COMP-RESET ANALOG	X:	1.50	Y:-0.60
RØ8PØ8	R08P03	6	NC	COMP-RESET ANALOG	х:	1.50	Y:-0.70
R08P09	R08P03	7	NC	COMP-RESET ANALOG	X:	1.50	Y:-0.80
RØ8P10	R08P03	8	! DELAY	COMP-RESET ANALOG	X:	1.50	Y:-0.90
R07P10	RØ8PØ3	9	5V	COMP-RESET ANALOG	х:	1.20	Y:-0.90
R07P09	RØ8P03	10	NC	COMP-RESET ANALOG	X:	1.20	Y:-0.80
R07P08	R 08 P 0 3	11	NC	COMP-RESET ANALOG	×:	1.20	Y:-0.70
R07P07	RØ8PØ3	12	GND	COMP-RESET ANALOG	X:	1.20	Y:-0.60
RØ7PØ6	R08P03	13	NC	COMP-RESET ANALOG	X	1.20	Y:-0.50
RØ7PØ5	RØ8PØ3	14	NC	COMP-RESET ANALOG	X:	1.20	Y:-0.40
RØ7PØ4	R08P03	15	NC	COMP-RESET ANALOG	X:	1.20	Y:-0.30
R07P03	RØ8PØ3	16	NC	COMP-RESET ANALOG	X:	1.20	Y:-0.20
MANUAL	RIB26			RIB26 CONNECTOR CHANNEL 3	X:	8.00	Y:-5.80
R420FF	MANUAL	1	GND	RIB26 CONNECTOR CHANNEL 3	X:	8.80	Y:-5.80
R420FF	MANUAL	2	\$ NC	RIB26 CONNECTOR CHANNEL 3	X:	8.00	Y:-5.90
R430FF	MANUAL	3	\$ <rcu< td=""><td>RIB26 CONNECTOR CHANNEL 3</td><td>х:</td><td>8.90</td><td>Y:-5.80</td></rcu<>	RIB26 CONNECTOR CHANNEL 3	х:	8.90	Y:-5.80
R4 FF	MANUAL	4	ИС	RIB26 CONNECTOR CHANNEL 3	X:	8.90	Y:-5.90
R430FF	MANUAL	5	NC	RIB26 CONNECTOR CHANNEL 3	X:	9.00	Y:∽5.8Ø
R430FF	MANUAL	6	ИС	RIB26 CONNECTOR CHANNEL 3	X:	9.00	Y:-5.90
R440FF		7	GND	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R440FF	MANUAL	8	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R440FF	MANUAL	9	ИС	RIB26 CONNECTOR CHANNEL 3			Y;-5.80
R440FF		10	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R450FF	MANUAL	11	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.8 0
R450FF		12	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R450FF		13	ИC	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R450FF	MANUAL	14	NC	RIB26 CONNECTOR CHANNEL 3	X		Y:~5.90
R460FF		15	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R460FF		16	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R460FF		17	NC	RIB26 CONNECTOR CHANNEL 3			Y:~5.80
R460FF		18	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R470FF		19	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R470FF		20	NC	RIB26 CONNECTOR CHANNEL 3			Y:~5.90
R470FF		21	ИС	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R470FF		22	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R4B0FF		23	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R480FF		24	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.90
R480FF		25	NC	RIB26 CONNECTOR CHANNEL 3			Y:-5.80
R4B0FF	MANUAL	26	NC	RIB26 CONNECTOR CHANNEL 3	X	10.00	Y:-5.90


BREAK DETECTOR

Schematic Diagram




BREAK DETECTOR

Timing Diagram



SCALE: 2ms/inch BAUD RATE: 9600

TIME CONSTANT: $220K \times 0.01 \text{uf} = 2.2 \text{ms}$



FIB MEMORY MAP

IP32	: TX PIC READ
IP30	: TX PIC WRITE
IP2E	1
	•
IP24	;
IPZZ	: RX PIC READ :
IP28	: RX PIC WRITE :
IP1E	:
IP1C	;
IP1A	; FIF05 RESET ;
IP18	; FIF04 RESET ;
IP16	: FIF03 RESET
IP14	: FIF02 RESET ;
IP12	; FIF01 RESET ;
IP10	; FIFOØ RESET ;
IPØE	;
IPØC	; ;
IPØA	: FIFOS DATA :
[PØB	: FIFO4 DATA :
1906	; FIFO3 DATA ;
IPØ4	; FIFO2 DATA :
1902	: FIFO1 DATA :
IP00	: FIFOØ DATA :

Jun 4 17:04 1982 map Page 2

Note: IP is the page in the I/O segment.

	adr6 ;	adr5	: : adr4	adr3	: : adr2 :	adr1	adr0 :
	: :	;	;	;	;	:	;
	;	:	;	<u> </u>	:	;	
	;	:	:	:	:		
	:	!	1	i			
	!	}	;				
	;	:					
	i						

10 = -(-iorc ^ iowc)

```
4 17:01 1982
                    prom Page 1
Jun
; code for the state machine prom, 74s288
    puts:
;
                                                                   Ø
                                        3
                                                 2
                                                          1
                      5
                               4
;
    7
              6
                                                                nst0
                                                       nst1
                                               nst2
            -fifoo
                     loadsr
                              -fackx -sren
 -fifoi
; inputs:
                                       0
             3
                     2
                              1
ĵ
    4
  -fifos
          -iorc
                   nst2
                            nst1
                                     nst0
;input meanings:
  -fifos
          -iorc
                     read from fifo
             0
    0
                     write into fifo
    Ø
             1
                     not accessed
;
    1
             0
                     not accessed
    1
             1
                 128
fifoi
                 64
fifoo
        =
loadsr
        =
                 32
                16
       Ξ
fackx
sren
        =
                 8
;
        asect
                 0
;
                          fifoo+fackx
        byte
                 1
                          fifoo+fackx
        byte
                 2
                          fifoo+fackx
        byte
                 3
        byte
                 4
                     +
                          fifoo+fackx
                          fifoi+fifoo+sren;assert acknowledge and wait for reply
        byte
                          fifoi+fifoo+fackx+sren
                     +
        byte
                 4
                          fifoi+fifoo+fackx+sren
                 4
                     +
        byte
                          fifoi+fifoo+fackx+sren
                 4
                     +
        byte
                          fifoi+fifoo+loadsr+fackx
        byte
                 1
                          fifoi+sren+fackx
                 2
        byte
                          fifoi+fackx
        byte
                 Э
        byte
                 4
                          fifoi+fackx
                 5
                     +
                          fifoi+fackx
        byte
                          fifoi+fifoo+sren; assert acknowledge and wait for reply
                 5
        byte
                          fifoi+fifoo+fackx+sren
                 5
                     +
        bute
                          fifoi+fifoo+fackx+sren
        byte
                 5
                     +
;
                          fifoi+fifoo+fackx+sren
                 0
                     +
        bute
                          fifoi+fifoo+fackx+sren
        byte
                 8
                          fifoi+fifoo+fackx+sren
        byte
                 0
                     +
                          fifoi+fifoo+fackx+sren
                 0
                     +
        byte
                          fifoi+fifoo+fackx+sren
                 0
        byte
                          fifoi+fifoo+fackx+sren
                     +
                 0
        byte
        byte
                 0
                          fifoi+fifoo+fackx+sren
                          fifoi+fifoo+fackx+sren
        byte
                 8
                     +
                          fifoi+fifoo+fackx+sren
        byte
                 8
                     +
                          fifoi+fifoo+fackx+sren
        byte
                 0
```

fifoi+fifoo+fackx+sren

byte


0


byte	Ø	+	fifoi+fifoo+fackx+sren
byte	0	+	fifoí+fifoo+fackx+sren
byte	0	+	fifoi+fifoo+fackx+sren
byte	0	+	fifoi+fifoo+fackx+sren
byte	0	+	fifoi+fifoo+fackx+sren


	14001-0	74225-0				
	COMP-0 C	74941-0				
	7414-01	74225-0				
	7404-01	74225-1				
	COMP-1 C	74941-1				
	14001-1	74225-1				
	14001-2	74225-2				
	COMP-2 C	74941-2				
	7414-23	74225-2				
				1		
				1 82	59A-TR 📙	-
					FOL DE	
				' 82	59A-RE 1	
			·-	7400-DNT	8287-DAT	
			Ĺ	COMP-INT	8287-DAT	
	7404-23	74225-3	74395-3	7404-ACX	8205-LOA	
	COMP-3 C	74941-3	74395-2	7406-ADX	8205-UNL	
	14001-3	74225-3	74395-1	7400-IO	B205-RES	
	14001-4	74225-4	74395-0	74125-AC	B205-WAI	
	CONF-4 C	74941-4	74288-ST	7484-HIL	COMP-DEL	
	7414-6	74225-4	74574-57	74136-DE	DIPSN16-	
	7404-45	74225~5	7402-STA ;	7413 6- 0£	OIPSW16-	
	COMP-5 C	74941-5	74221-CH	7486-CHJ	PULLUPS-	_
	14001-5	74225-5	COMP-CHU ,	7450-CHU	DIPSW16-	_
1						

COMPS and OLDSWS.

COMPS;









DIPSWS;


מפאל	-32-1716 N	cN/crr_	MEANING
RMF03	ا الما عمد الما معمد	OFF OFF OFF OFF OFF OFF	PAGE SELECT = FF
Kc ste 3	- 5 3740 9 14	CFF OFF OFF ON OFF OFF	RECEIVE INTERRUPT NUMBER = 4
ಸ್ಕ್ಷಾ	12345678	CLE 04 04 04 05 05 05 05 05 05	TRANSMIT INTERRIME NUMBER = 5




57ATE A 5 745288 7 745288	MACHINE	Grad Vac	2	2 8 10	7 14
5 2 5 5	ATE M	FC#	74174	745288	7405
	57	707	5	۴	3


10,0. 4/11/8








0474 BUS JSOLATION JCH Gad Vec 8287-1, L 10 20 Chaled AN. C. a.





2	8		
14	7	7486	~
14	۲	2410	O
16	ည	122 76	م
Vct	C nd	Part#	ICH
メ	100	CHUCK O	ں

97, C.C. 4(23/82 (18666)- 94, C.A. 5/28/82



Homogeneous Machine Instructions for Contractor

7 June 1982

W. C. Athas

Erik P. DeBenedictis

The research described in this document was sponsored by the Defense Advanced Research Projects Agency, ARPA Order number 3771, and monitored by the Office of Naval Research under contract number NO0014-79-C-0597.

1 Overall Requirements:

The California Institute of Technology (Caltech) Computer Science Department requires that the current design of its Homogeneous Machine Processor (HMP) be constructed on a printed circuit (PC) board and replicated 80 times. The wire-wrapped version of the HMP has been tested to Caltech's satisfaction and it is required that the PC version perform equally or better than the wire-wrapped version. Materials supplied by Caltech will be a set of block diagrams and the wire-wrap lists. Services required by the contractor(s) will be the following:

- 1. Transferring of wire-wrap lists to PC masks
- 2. Fabrication of PC boards from masks
- 3. Stuffing of PC boards with components.
- 4. Testing assembled boards.

2 Homogeneous Machine Tutorial:

Due to the uniqueness of the Homogeneous Machine project, the following brief explanation of the machine is given. The entire Homogeneous Machine is an interconnection of 64 HMP's configured as a Boolean 6-cube, or in other terms, a 6 dimensional hypercube. For the uninitiated, this requires that each HMP have a 6 bit binary number that uniquely determines its location in the hypercube. The 6 bit binary number represents an ordered 6-tuple where each bit represents the HMP's coordinate in a six dimensional space where each coordinate may only have the binary value of 0 or 1. Two HMP's will only be connected if and only if there 6 bit-numbers differ in exactly one location. For example, where bit 5 is the most left bit and bit 0 is the most right:

000000 and 000001 are connected since only bit 0 differ.

000000 and 000011 are not connected since bits 0 and 1 differ.

011111 and 111111 are connected since only bit 7 differ.

101010 and 010101 are not connected since all the bits differ.

Each HMP has 6 interconnections to 6 other HMP's, in addition to these connections, there is a global control bus which supplies the hypercube with:

- 1. clock
- 2. reset
- 3. sync
- 4. miscellaneous global communication lines

3 Design Materials Provided by Caltech:

3.1 Wire Lists:

The wire lists are the definitive description of the HMP's, they will be the only document guaranteed by Caltech as being the correct description of the HMP. The wire lists describe the interconnection of all components including edge connectors which are represented as a series of wire-wrap posts. No information on component placement is available from the wire lists. Any instances where it is desired that logical elements be re-wired to simplify PC layout while maintaining the functional integrity of the HMP must have written approval from Caltech.

3.2 Block Diagrams:

A set of block diagrams will be supplied that show in detail both control and data flow.

4 Design Materials Not Provided by Caltech:

Caltech is not responsible for the following list of Items:

- 1. Component placement
- 2. Placement and construction of connectors
- 3. Power distribution within the HMP board

5 Homogeneous Machine System Requirements:

The Homogeneous Machine System will consist of the following modules:

- 1.64 HMP's
- 2. Chassis
- 3. Dedicated Host Computer
- 4. Power Supply

5.1 Homogeneous Machine Chassis:

The HMP's will be required to connect to a chassis that the contractor will provide. The contractor is responsible for the design of the edge connector which will mate with the chassis to provide:

- 1. power supply voltages
- 2. control bus interface
- 3. six interprocessor connections

The chassis will consist of a backplane for wiring all of the edge connector signals for all 64 boards. In addition is must have provisions for the dedicated host computer.

5.2 Dedicated Host Computer:

The dedicated host computer will be constructed by Caltech. It will be made available to the contractor on a limited basis for testing purposes. The dedicated host will consist of a 12 slot Multibus¹ and a separate power supply. It will be necessary that the contractor provide sufficient space within the Homogeneous Machine cabinet for the dedicated host. It will require an easily accessible front panel consisting of six switches. Space must also be provided for behind the dedicated host to accommodate numerous terminal lines and high speed data links.

5.3 Power Supply

The entire machine will require a power supply of 5 volts at 130 amps. For diagnostic purposes, the power supply must be adjustable from 4 to 6 volts. The reference voltage for the power supply will be derived from the dedicated host computer which the power supply must dynamically track.

5.4 Special HMP's:

The interfacing of the dedicated host with the Homogeneous Machine will be through HMP's which have 7 connectors instead of 6. The first six connections will interface the spatial array in the normal manner but the seventh will be connected to the dedicated host. These special HMP's will be wire-wrapped and will be provided by Caltech, but provisions for Interfacing to the dedicated host must be made by the contractor.

Although how this is actually done is left to the discretion of the contractor, the following scheme is recommended. The backplane be constructed so that it will accept a wire-wrap board in any slot, this requires that the spacing between slots be double the normal board depth. The one additional connection to the dedicated host would be made through a ribbon cable. It is recommended that the arrangement of connectors on the HMP boards agree with some standardize format, in particular, the intel Multibus.

5.5 Further Cabinet Requirements

The HMP's must be air cooled. The dedicated host also requires air flow and is currently equipped with a fan, this fan may be removed by the contractor.

6 Components of the HMP:

6.1 Integrated Circuit Sockets:

Two types of sockets will be required based on the predicted necessity of replacing the components, all integrated circuits for the HMP will be classified as follows:

Frequent:

Frequently replaceable components include those that will be replaced in the normal operation of the system, for example: EPROMS. Components classified as Frequent require an AUGAT socket or equivalent.

^{11666 796} bus.

Occasional: Occasionally replaceable components include those that are expected

to be replaced in the operation of the machine either due to device failure or an operational modification in the machine. These include the FIFO interface drivers and RAMs. Components classified as Occasional

regulre a socket.

Infrequent: Components expected to be replaced infrequently are those that will

only be replaced upon very infrequent failure. These devices will not be

socketed.

6.2 Component testing:

The contractor will be required to supply all components for the HMP's except for the Intel 8086's and 8087's. The system will initially be constructed with 5 MHz 8086's and no 8087's. The HMP's will be expected to perform at a maximum clock speed of 10 MHz, to verify this, a small number of 10 MHz 8086's will be made available to the contractor. When the 10 MHz 8086's and the 8087's become available, they will be installed into the Homogeneous Machine by Caltech.

7 Testing of Assembled Boards:

Caltech requires that the functionality of all components on the assembled HMP's be verified, To accomplish this, Caltech will provided a testing interface and diagnostic programs. Proper execution of the diagnostics will be satisfactory verification of the assembled boards.

2. Calling Conventions

A convention for calling procedures both in user programs and in the monitor is proposed to aid in debug and to allow relocation of processes.

There are two operating modes relavant to the procedure calling conventions: user and monitor. Within each operating mode there are several conventions for procedure calls. In addition, there is a convention for user programs calling procedures in the monitor.

The distinction between user and monitor mode is based upon where the executing code is located. When the code segment register has the address of the currently executing monitor the system is in monitor mode, otherwise it is in user mode.

A procedure that executes from the monitor segment is termed a monitor procedure. Other procedures are termed user procedures. A call executed from code that is in the monitor segment is called a monitor call. Other calls are called user calls.

2.1 Conventions for User Procedures

2.1.1 Simple User Procedures

Simple calls pass arguments in the accumulators and do not alter the stack frame.

Simple User Call		
call	addr	arguments in accumulators simple call return arguments in accumulators

Simple User Procedure

addr:

body goes here ret return

2.1.2 Normal User Procedures

Normal calls pass arguments on the stack and cause the establishment of a new stack frame.

ser Call	
arg n	arguments in reverse order
•	
•	
•	
arg 1	first argument
addr	simple call
sp,#2*n	fixup stack from pushes
	arg n arg 1 addr

Normal User Procedure

~	_	~	_	

push	bp	save old stack frame
mov	bp,sp	new stack frame
code		body goes here, using [bp+4], [bp+6], as arguments
рор	bp	restore old stack frame
ret		return

2.2 Conventions for Monitor Procedures

2.2.1 Simple Monitor Procedures

Simple calls pass arguments in the accumulators and do not alter the stack frame.

Simple Monitor Call

arguments in accumulators

call addr simple call

return arguments in accumulators

Simple Monitor Procedure

addr:

...code... body goes here

ret return

2.2.2 Normal Monitor Procedures

Normal calls pass arguments on the stack and cause the establishment of a new stack frame.

B. f.		B		~ 41
Norma	F	וחסועו	lor (Call

push	ərg n	arguments in reverse order
push	•	
push	•	
push	•	
push	arg 1	first argument
push	cs	push cs onto stack
call	addr	simple call
add	sp,#2*n	fixup stack from pushes

Normal Monitor Procedure

addr:

push	bp	save old stack frame
mov	bp,sp	new stack frame
code		body goes here, using [bp+6], [bp+8] as arguments
pop	bр	restore old stack frame
retl		long return

2.2.3 Interrupt Monitor Procedures

interrupt calls are like normal calls excapt that the flags are pushed. The address of an interrupt monitor procedure can be put into the interrupt table.

Interrupt	Monitor Call	
push	arg n	arguments in reverse order
push	•	
push	•	
push	•	
push	arg 1	first argument
pushf		push flags
push	cs	push cs onto stack
call	addr	simple call
add	sp,#2*n	fixup stack from pushes

Interrupt Monitor Procedure

addr:

interrupt	MOLLICOL	rrocedare
push	bр	save old stack frame
mov	bp,sp	new stack frame
code		body goes here, using [bp+8], [bp+10] as arguments
pop	bp	restore old stack frame
iret	-	long return

2.3 Monitor Entry Techniques

This section discusses techniques whereby user code can invoke monitor procedures.

2.3.1 User Call of a Simple Monitor Procedure

Cannot be done.

2.3.2 User Call of a Normal Monitor Procedure

Use of this is strongly discouraged since it is inconsistent with a relocation algorithm -- it depends on a set monitor address.

	Monitor	

push	arg n	arguments In reverse order
push		•
push		
push		
push	arg 1	first argument
calll	monitr,ade	dr simple call
add	sp,#2*n	fixup stack from pushes

2.3.3 User Call of a Interrupt Monitor Procedure

Use of this is strongly discouraged since it is inconsistent with a relocation algorithm -- it depends on a set monitor address.

Direct	Interrupt	Monitor	Entry
--------	-----------	---------	-------

		•	<u>-</u>
push		arg n	arguments in reverse order
push			
push		•	
push		•	
push	•	arg 1	first argument
pushf			push flags onto stack
calli		monitr, add	r simple call
add		sp,#2*n	fixup stack from pushes
		•	-

2.3.4 Interrupt Call of a Interrupt Monitor Procedure

Monitor interrupt procedures can be invoked by software interrupts. Note that the interrupt procedure will execute with interrupts masked unless they are enabled.

Interrupt Monitor Entry

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1 1110111101 211	3
push	arg n	arguments in reverse order
push		
push		
push	-	
push	arg 1	first argument
lnt	numbr	numbr is the interrupt number
bba	sp,#2*n	fixup stack from pushes

2.3.5 Interrupt Service Routine

Interrupt service routines are generally straightforward. Two unusual requirements exist, however:

- If the routine has a long execution time, it may necessary to enable the interrupts within the routine. Interrupts may be enabled only after the cs register is changed to the monitor segment. This assures that the process will be recognized as in monitor mode if relocation is necessary.
- 2. I forget the other.

Interrupt Service Routine

	code	misc operations		
	jmpl	monitr,xxx jump to monitor area		
xxx:	code	misc operations		
	sti	enable interrupts		
addr:	code	normal monitor procedure		
	iret	return from interrupt		

2.3.6 Interrupt Call of a Normal Monitor Procedure

Interrupt Monitor Entry

Interrupts provide the most compact manner of invoking a procedure, but they have the disadvantages of operating under under an interrupt mask, and require an iret return (which is slightly longer than a ret). The following code will allow a software interrupt to execute a normal monitor procedure. Note that the low core interrupt table must point to the address of the appropriate interrupt Service Routine.

•		<u> </u>
push	arg n	arguments in reverse order
push		
push		
push		
push	arg 1	first argument
Int	ոստեւ	numbr is the interrupt number
add	sp,#2*n	fixup stack from pushes
Interrupt S	Service Rou	tine
push	bp	save old stack frame
mov	bp,sp	new stack frame
xchg	ax,[bp]	ax onto stack
xchg	ax,[bp+2]	bp onto stack
xchg	ax,[bp+4]	pc onto stack
xchg	ax,[bp+6]	cs onto stack
add	bp,#2	places arguments correctly
рор	ax	restore ax
sti		won't recognize Interrupts

monitr, addr jump to normal routine

2.4 Traceback Algorithm

[mpl

If the conventions described above are followed, it is possible to locate the pc addresses of all non-simple stacked procedures. A traceback method is described.

until after next instruction

A stacked procedure is defined by two items of information:

- 1. A pointer to the stack frame. Both a segment register and pointer are required. This pointer will be described as sr:[di] where sr is the segment register and di is the displacement of the stack frame.
- 2. A flag that is true if the stacked procedure called a monitor procedure with a monitor call and false otherwise.

Traceback starts with the most nested procedure. The procedure is defined by the registers executing in the CPU as follows:

- 1. ss:[bp]
- 2. flag := (cs = monitr)

For each procedure, the next procedure is defined as follows:

If monitor mode:

```
1. ss:[bp]
```

If user mode:

```
1. ss:[bp+4]
```

When a process is created the bp register is set to zero. Termination of the above algorithm occurrs when the uninitialized bp register is encountered on the stack (i.e. when ss:[bp+2] = 0 the last procedure has been enountered).



ħ,



Homogeneous Machine User's Manual

23 Jan 5ty 1982

This is a working document. The information contained herin may increase, or change as the machine is built and used.

This is an internal working dominant of the Cattach Computer Science Department. Some of the ideas expressed in this do no not may be only partially developed or erroneous. All of the materials included any this projectly of Caltach subject to license and patent agreements between Caltach and its sponsors. Distribution of this document outside the immediate working comment an decouraged; publication of this document is torbidden.

The research described in this statement as sponsored in part by the Defense Advanced Research Projects Agency. ADMA Online number 3771, and monitored by the Office of Naval Research under control number NOCO14-79-C-0597.

1. Structure of the Main Processors

The main processors each consist of a manuscomputer system with six interfaces to other processors. The microcomputer consists of an 8086/8087 with the following bus peripherials:

- Address bus: 4k bytes of PROIA. This memory is at address \$00000 \$00000.
- Address bus: 120k bytes of dynamic BAM. This memory is at address \$10000-\$1FFFF. 0- | FFFF
- 10 bus: six interfaces (starting at for 00):
 - * 10 address \$0000; inturface 0 icond/vaite).
 - * IO address \$0002; interfora 1 (read/write).
 - * 10 address \$0004; bit of one / trout/write).
 - * 10 address \$0006; interface 3 (uned/write).
 - * 10 address \$0008; interface 4 (read/write).
 - * IO address \$000A: interface 5 (read/write).
 - * 10 address \$0000; per occupated.
 - * 10 address \$000E: unconnected.
- 10 bus: master interrupt control (starting at 50200):
 - * IO Address \$0200; communication force

FB

- * IO Address \$0202: #07150 BMD
- 10 bus: stave interrupt controll a standing of \$0400):
 - * 10 Address \$0400; command reliefer.
 - * IO Address \$0402, IEE/IEE/IEU

TB

- 10 bus: accessory output, address \$60000.
- 10 bus: accessory input, address \$0800.
- IO bus: fife initialization control address \$0A00-\$0BFF. Accessing one of

these addresses will clear the friend

1.1. A Functional Description of the Interfaces

The Interfaces communicate messages between processors by means of message queues. An interrupt is generated when a complete message has arrived as input, or an output is capable of accepting an entire message. Since the communication uses queues, there is no possibility of an entire.

All messages are 66 bits, compensated for 16 bit words. It is the responsibility of the programmer to constrain massers langue to exactly this length.

Each in interface has one 10 address and two interrupts associated with it. When an interrupt is active, it is possible to preside one message from the interface. When a write is performed to the 10 address a extreme bits are written to the output interface. When a read is performed, sixteen bits are might from the input interface.

1.2. Interrupt Organization

The main processor uses two 820 NA mercuring controllers organized in the standard master/slave configuration. This configuration allows 15 assigned interrupt channels. These channels are allocated as follows:

- Master \$01: receive buffer full reterface 0.
- Master \$02: receive buffer full, alterface 1.
- Master \$04: receive buffer felt later land 2.
- Master \$08: receive buffer felt, interface 3.
- Master \$10: receive buffer full, inferform 4.
- Master \$20: receive fuffer for interface 6.
- Master \$40: unassumed.
- Master \$80: stave interrupt controller.
- Slave \$01; transmit buffer a mery, interface D.
- Slave \$02: transmit buffer empty, interface 1.

- Slave \$04: transmit buffer empty, interface 2.
- Slave \$08: transmit buffer empty, interface 3.
- Slave \$10: transmit buffer empty, interface 4.
- Slave \$20: transmit buffer and to interface 5.
- Slave \$40; unassigned.
- Slave \$80: NPU exception interrupt.

1.3. Accessories

Each processor has a few accentary fundless. There are four bits of input, and six bits of output.

The three input bits are generated by the dedicated host processor and all main processors read the same values.

The five output bits of all main processors are tied together electrically. Any processor with a 1 on the corresponding bit will cause the line to be in a 1 state for the entire array. Useful communications well occur only if processors leave these bits in a 0 state normally.

- Accessory band (constitute to decess 1950) .
 - * Bit \$0100: external results
 - * Bit \$0200; external locut 1.
 - * Bit \$0400: external input 1.
 - * Bit \$0800; state of processor system (normally 1).
- Accessory Output (a write to 10 address \$0600):
 - * Bit \$0100: open collector external output 0.
 - * Bit \$0200; open collector external output 1.
 - * Bit \$0400; open collector external output 2.
 - * Bit \$0,800; open coler to a construit bit 3.

- * Bit \$1000; open collector external cutput 4.
- * Bit \$2000; state of prosecution (1 causes light),

1.4. RAM Refresh and Hall Interior

The processors compley dynamic for State no hardware for refresh. There is a common NMI condition generated by the definated host that will simultaneously interrupt all processors. It is intended that the processing of the NMI include an accesses of 128 contiguous locations in RAM.

	Moster	Slave	Slave 2
	\$200	4400	400
G	Pil	tlope	rboff
1	Pih	€61€	v b4f
7	W.C	tbze	rbzf
3	Vi Č	tb3e	A p 3 t
4	;) C	£64e	v 64£
5	npoint	tbse	rbsf
6	into	tbee	rb6f
~ 7	intes	Elore	rbIf



PROM &

Does checksom of its prom (800-FFF) and prints on terminal. Repeats.

Should print 954B

PROMØ

Does checksom of PROMØ (0-800) and prints on terminal.
Repeats.

Check with PROM burner for verification.

RAM4

Does ramcheck of ram at 4000-7FFF. Writes incrementing 16 bit patterns and compares book. Starting 16 bit value is printed each iteration.

If fail is found program checks S1 to continue S1 up => continue S1 down => wait

0000

RAME

Same as RAHA but for RAM 8000-BFFF

ZAMX

Same as RAMA but for RAM 4000-8FFF

ECHO

Octpots message. Then inputs from terminal and echos character plus one


I/O check: \$10/0

Ch A RxDA 12

TXDA 15

Ch B RDB 28

TXDB 26



PROM&

Does checksum of its prom (800-FFF) and prints on terminal. Repeats.

Should print 954B

PROMØ

Does checksum of PROMB (0-800) and prints on terminal. Repeats.

Check with PROM burner for varification.

RAM4

Does ramcheck of ram at 4000-7FFF. Writes incrementing 16 bit patterns and compares book. Starting 16 bit value is printed each iteration.

If fail is found program checks S1 to continue S1 up => continue

SI down > wait

RAME

Same as RAM4 but for RAM 8000-BFFF

RAMX

Same as RAMA but for RAM 4000-8FFF

ECHO

Outputs message. Then inputs from terminal and echos character plus one


I/O check: \$10/0

Ch A RxDA 12

TXDA 15

Ch B RD 28

TXDB 16



PROM &

Does checksum of its prom (800-FFF) and prints on terminal. Repeats.

Should print 954B

PROMP

Does checksum of PROMB (0-800) and prints on terminal.
Repeats.

Check with PROM burner for verification.

RAM4

Does ramcheck of ram at 4000-7FFF. Writes incrementing 16 bit patterns and compares back. Starting 16 bit value is printed each iteration.

If fail is found program checks S1 to continue S1 up => continue S1 down => wail

RAME

Same as RAM4 but for RAM 8000-BFFF

RAMX

Same as RAMA but for RAM 4000-8FFF

ECHO

Outputs message. Then inputs from terminal and echos character plus one


I/o check: \$10/0

Ch A RXDA 12

TxDA 15

Ch B RDB 28

TXDB 26



PROMS

Does checksum of its prom (800-FFF) and prints on terminal. Repeats.

Should print 954B

PROMP

Does checksum of PROMB (0-800) and prints on terminal.
Repeats.

Check with PROM burner for verification.

RAM4

Does ramcheck of ram at 4000-7FFF. Writes incrementing 16 bit patterns and compares back. Starting 16 bit value is printed each iteration.

If fail is found program checks S1 to continue S1 up => continue S1 down => wail

RAM8

Same as RAM4 but for RAM 8000-BFFF

RAMX

Same as RAMA but for RAM 4000-8FFF

ECHO

Outputs message. Then inputs from terminal and echos character plus one.


I/O check: \$10/0


Ch A RIDA 12


TXDA 15


Ch B & DB 28


TXDB 26




















TEST SETUP






INPUT GENERATOR




OUTPUT STUFF





```
ADDRESS SPACE DECODING
Address line allocations:
d
       these address lines are jumpered to determine at which
        in space forotions this board will respond
9
8
5
      on board to decoding
4
3
2
       used by the devices
ă
               not used ____
Un board in sonce decoding:
-1000
       200
              510 051
            sin 243
band rate buts
 101 %in
-102
      $20
Bw. 17189:
                             /32
msb lab
                                         116
                  164
11
       D
                  150
                              300
                                          600
                             2400
       ĭ
                   1200
                                         4800
                  2600
       ()
                              19K
                                         38K
                   F X 1
                              CX1
                                         PXT
Bound rate select addresses:
             (-) (1)
$2 J
      Tab
$23
$27 ms6
$24 lsb
$26 msh
$28 lsb
             ch0
chi
             chi
ch2
              648
      lsb
Msh
$32
              Ch 3
$34
              ch3
Control and Data register locations:
```


\$00	data	ch0	
\$02	contral	ch0	
\$04	data	ch1	
\$0	control	chi	
\$10	data	ch2	
\$12	control	ch2	
\$14	data	ch3	
\$16	Control	ch3	




```
-16p15 12 74174
   r16p23 BYPASS
  Now
   r16p15
           IST 74174
   ribp 24 BYPASS
             200 74174
   r16p 26
                200
  LSI
                5V
  5V
                $-1001
2 $-mla
                -i00
  -m1
  - iorg
               -io1
  $-iorqa
               4-1011
6 -rdc
                nc
7 9-Wrc1
                $ nc
8 gnd
               gud
9 clk
                elk
10 3911
                $nc
11 91
                 nc
                gna
12 $a21
13 az
                nc
14 na
                 na
                $nc
15 $nc
                 5V
16 5V
  Broken Wire
              ROWZO PE
  R26 P17
```

RIS PIS

on r32p03 sio 2-3
pin 35 From - iol to - ioll











February 16, 1982

Thank you for your inquiry regarding our Multibus Compatible Memory Systems. We are happy to enclose the literature you requested. Pricing for the systems is listed below:

		Quantity		
Model No.	Description	1-4	5-9	10-24
MM-8086	32K Bytes Core	\$1275.00	\$1200.00	\$1125.00
MM-8036/16	16K Bytes Core	875.00	835.00	795.00
MM-80808	8K Bytes Core & EROM	790.00	760.00	730.00
HM-8030/16	16K Bytes Core	849.00	820.00	785.00
MM-S030AL	8K Bytes Core	725.00	700.00	675.00
MM-8086D/512	512K Bytes Dynamic RAM	1425.00	1350.00	1250.00
MM-80810/255	256K Bytes Dynamic RAM	1050.00	980.00	910.00
MM-80560/128	128K Bytes Dynamic RAM	5/5.00	540.00	500.00
PM-3086D/64	64K Bytes Dynamic RAM	425.00	400,00	385.00
MM-S086D/32	32K Bytes Dynamic RAM	400.00	340.00	355.00

The above price includes a Technical Manual. Terms are Net 30 days, f.o.b. Chatsworth, California and includes our 12 month return-to-factory warranty.

All units are temperature cycled and burned in before shipment.

We are anxious to assist you in satisfying your memory requirements. Should you desire additional information or a quotation on larger quantities, please contact us at this office.


Sincerely.


MICRO MEMORY, INC.

MM-8086 MICROPROCESSOR CORE MEMORY

COMPATIBLE WITH INTEL'S INTELLEC[®] iSBC 86/12 AND iSBC 80/05, 10, 20, 30 FEATURES:

- 32K Bytes of Core Read/Write Add-in Memory
- Non-Volatile Requires No Back-up Battery
- Pin-to-Pin Compatibility with the Multibus[®]
- Power Monitoring for Data Protection
- Write-Protect Control in 4K Bytes Increments
- Warranty One Year on Parts and Labor
- Temperature Cycled and Burned-in During Memory Diagnostics






The MM-8086 Microprocessor Core Memory is 32K Bytes non-volatile storage. It was designed as a 16-data bits wide memory, plug compatible with iSBC 86/12 single board computer. The memory can be accessed in both bytes or words, which also makes it compatible with the 8-bit processors.

The memory has internal power monitoring circuits to detect power failure or turn-on/off con-

ditions. These circuits provide memory-lockout for data retention. No power sequencing is required.

The MM-8086 can be switch selectable on any 4K boundries in the one Megabyte address field. The memory contains data/address registers and bidirectional drivers.





MM-8086 SPECIFICATIONS

CHARACTERISTICS

Capacity

Cycle Time

Access Time

Address

Data-in/Data-out

Modes of Operation

Expansion

Partitioning

Interface Signals Inputs Outputs

Operating Temperature

Storage Temperature

Relative Humidity

Power Requirements Operate Standby

Data Save Trip-Points

Dimensions

Connector

SPECIFICATIONS

32K Bytes organized as 32Kx8 or 16Kx16

1.2 micro seconds

375 nano seconds from MRDC/

20 bits (random access)

8/16 bits bidirectional with three-

Read, Write and Read Only

4K Memory Blocks up to one megabyte

Write-Protect with 4K increments up to 32K bytes

TTL Compatible Three-state TTL Voltage Compatible

0 to 55°C (32° to 131°F)

-40 to +80°C

To 90% without condensation

+5 @ 3.75A, +12V @ 1.0A +5 @ 2.75A, +12V @ 350ma

±6% of nominal power supply voltages

6.75" x 12.0" x 1.00"


Dual 43-Pin on 0.156 in Centers


MM-8080B MICROPROCESSOR EROM/CORE MEMORY

COMPATIBLE WITH INTEL'S INTELLEC MDS 800 AND SBC 80/05, 10, 20, 30

FEATURES:

- 8K/16K Bytes of ROM/PROM and 8K Bytes Core
- Non-Volatile Requires No Back-up Battery
- Pin-to-Pin Compatibility with the Multibus
- Power Monitoring for Data Protection in Core
- Write-Protect Control in 1K Increments for the Core






The Microprocessor Memory MM-8080B is a non-volatile, 8K/16K Bytes of Read/Only/Memory, using 2708's or 2716's and 8K Bytes of Read/Write Core Memory. It was designed and developed to be plug-compatible with Intel's Multibus, and direct replacement for the SBC-406, 416 and 016. The memory module has internal power monitoring circuits to protect data in core from power failure or during turn on/off conditions. No battery back-up or special

circuits are required for power supply sequencing. A power status signal is available as a power interrupt vector or as a power reset signal.

The memory module provides a separate module selection switch for both the 16K Bytes of ROM/ PROM and the 8K Bytes of core portion in 4K increments. The memory contains Data/Address registers and bidirectional drivers.







1.0"

MM-8080B SPECIFICATIONS

CHARACTERISTICS

Capacity

Cycle Time

Access Time

Address

Data-in/Data-out

Modes of Operation

Expansion

Partitioning

Interface Signals

Inputs

Outputs

Operating Temperature

Storage Temperature

Power Requirements including

eight 2708/2716

Operate

Standby

Data Save Trip-Points

Dimensions

Connector

SPECIFICATIONS

8K/16K Bytes of EROM using 2708/2716 and 8K Bytes of Read/Write Core Memory

1.0 micro second

325 nano seconds from MRDC/

14 Bits (random access)

8 bits bidirectional with three-state

Read Only with 2708/2716, Read/Write

with core

4K Memory Blocks up to 64K (switch

selectable) for each of EROM and core

Write-Protect with 1K Increments up to

8K (switch selectable) for core

TTL Compatible

Three-state TTL Voltage Compatible

0 to +55°C

-40 to +80°C

+5 @ 2.0A, +12V @ 1.0A, ·12V @ 260ma

+5 @ 1.4A, +12V @ 350ma, -12V @ 260ma

±6% of nominal power supply voltages

6.75" x 12.0" x 1.00"

Dual 43-Pin on 0.156 in Centers


MM-8080/16 MICROPROCESSOR MEMORY

COMPATIBLE WITH INTEL'S INTELLEC ® MDS 800 AND SBC 80/05, 10, 20

Features:

- 16K Words x 8 Bit RAM
- Non-Volatile Requires No Back-up Battery
- Pin-to-Pin Compatibility
- Power Monitoring for Data Protection
- Write-Protect Control in 2K Increments
- No Wait States or Refresh Delays






The Microprocessor Memory MM-8080/16, is a non-volatile 16,384 word, 8 bit per word RAM core memory. It was designed and developed to enhance or replace the memory in Intel Corporation's Intellec® MDS 800 and SBC 80/05, 10, 20. The memory module has internal power monitoring circuits to protect data from power failure or during turnon/off conditions. No battery back-up or special circuits are required for power supply

sequencing. A power status signal is available as a power interrupt vector or as a power-reset signal for the microprocessor.

The memory module will occupy only one location in the Intel SBC-604/614 module backplane and card cage, when plugged into the fourth slot. The other three slots will be available for the CPU Board and other Modules.





MM-8080/16 SPECIFICATIONS

CHARACTERISTICS

Capacity

Cycle Time

Access Time

Address

Data-in/Data-out

Modes of Operation

Expansion

Partitioning

Interface Signals

Inputs

Outputs

Operating Temperature

Storage Temperature

Power Requirements

Operate

Standby

Data Save Trip-Points

Dimensions

Connector

SPECIFICATIONS

16,384 Bytes

1.0 micro second

325 nano seconds from MRDC/

14 bits (random access)

8 bits bidirectional with three-state

Clear/Write, Read/Restore

4K Memory Blocks up to 64K

(switch selectable)

Write-Protect with 2K Increments

up to 16K (switch selectable)

TTL Compatible

Three-state TTL Voltage Compatible

0 to +60°C

-40 to +80°C

+5 @ 2.0A, +12V @ 1.0A

+5 @ 1.4A, +12V @ 350ma

±6% of nominal power supply voltages

6.75" x 12.0" x 0.80"


Dual 43-Pin on 0.156 in Centers


MM-8086/16 MICROPROCESSOR CORE MEMORY

COMPATIBLE WITH INTEL'S INTELLEC® ISBC 86/12A and ISBC 80/05, 10, 20, 30

FEATURES:

- Single Card Slot 16K Bytes of Read/Write Memory
- Compatible with 8 and 16 Bits Processors
- Non-Volatile Requires no Back-up Battery
- AC/DC Power Monitoring for Data Protection
- Write-Protect Control in 4K Bytes Increments
- Warranty One Year on Parts and Labor
- Temperature Cycled and Burned-in during Memory Diagnostics






The MM-8086/16K Microprocessor Core Memory is 16K Bytes non-volatile storage, requires no battery back-up. It was designed as a 16-data bits wide memory, plug compatible with iSBC 86/12A single board computer. The memory can be accessed in both bytes or words, which also makes it compatible with the 8-bit processors.

The memory has internal power monitoring circuits to detect DC-power failure or turn-on/off

conditions. A Power-Fail Interrupt is generated to the Multibus which works in conjunction with the AC low signal from iSBC 660 power supply. These circuits provide memory-lockout for data retention. No power sequence is required.

The MM-8086/16 can be switch selectable on any 16K boundaries in the one Megabyte address field. The memory contains data/address registers and bidirectional drivers.





MM-8086/16 SPECIFICATIONS

CHARACTERISTICS

Capacity

Cycle Time Read or Write

Access Time

Address

Data-in/Data-out

Modes of Operation

Expansion

Partitioning

Interface Signals Inputs Outputs

Operating Temperature

Storage Temperature

Relative Humidity

Power Requirements Operate Standby

Data Save Trip-Points

Dimensions

Connector

SPECIFICATIONS

16K Bytes organized as 16Kx8 or 8Kx16

800 nano seconds

280 nano seconds from MRDC/

20 bits (random access)

8/16 bits bidirectional with three state

Read, Write and Read Only

16K Memory Blocks up to one megabyte

Write-Protect with 4K increments up to

16K Bytes

TTL Compatible
Three-state TTL Voltage Compatible

0° to 60°C [32° to 140°F]

-40° to +80°C

to 95% without condensation

+ 5 @ 3.0A, + 12V @ 800ma + 5 @ 2.3A, + 12V @ 250ma

±6% of nominal power supply voltages

6.75" x 12.0" x .50"

Dual 43-Pin on 0.156 in Centers


MM-8086D


MICROPROCESSOR DYNAMIC RAM MEMORY

Compatible with Intel's Intellec® Series Microcomputer, iSBC 86/12A, and iSBC 80/05, 10, 24, 30

Features:

- 32K to 512K Bytes on a Single Board
- Multibus® Compatible with 8 and 16 bits processors
- . Even Parity with output selectable to any of the Bus Interrupts
- Module Select on 4K byte Boundaries in the One Mega bytes address field
- Available in 32KB, 64KB, 96KB, 128KB, 256KB and 512KB configurations
- Warranty One year on parts and labor
- Temperature cycled and burned-in during memory diagnostics





The MM-8086D Microprocessor memory is a high density memory utilizing 16K or 64K MMOS Dynamic RAMS. It was designed as a 16 bits wide memory module, compatible with iSBC 86/12A single board computer. The memory can be accessed in both bytes and words, which also makes it compatible with 8 bits processors without any hardware changes required.

The memory has a cycle time of 400ns and an

access of 250ns. An even parity is provided with an output selectable to any of the interrupts. Module selection is on 4K byte boundaries switch selectable in the one megabytes address field.

Modules with density greater than 128K bytes require only a single +5Volts supply. All modules are temperature cycled between 0°C and 55°C during burn-in while running memory diagnostics for insured reliability.

Telephone: (213) 998-0070



MM-8086D SPECIFICATIONS

CHARACTERISTICS

SPECIFICATIONS

Capacity

Cycle Time

Access Time

Address

Data-in/Data-Out

Parity

Modes of Operations

Refresh

Expansion

Interface Signals

Inputs:

Outputs:

Operating Temp.

Storage Temp.

Relative Humidity

Power Requirements:

+5 Volts:

+ 12 Volts:

Dimensions

Connector

32K to 512K Bytes

400 nanoseconds

250 nanoseconds

20 bits (random access)

8/16 bits bidirectional with

three state output

Even parity for each 8 bits with output

selectable to any of the interrupts

Read, write

On board one cycle every 15 microseconds

4K memory blocks up to one megabytes

TTL compatible

Three states TTL Voltage Compatible

0-55°C

-40°C to 80°C

to 95% without condensation

Standby

Operate

1.4A

1.4

100ma

450ma

6.75" x 12.0"

Dual 43-pins on 0.156 in centers.


Add-In Memories or Systems
For Microprocessor Micro Memory Inc.

MM-8086D

- · Dynamic semiconductor RAM
- · Capacity: 32K -512K bytes
- · Compatible with 8- and 16-bit processors
- · Module selection in 4Kbyte boundaries in a 16 Mbyte address field
- · Cycle Time: 400 nsec
- · Access Time: 250 nsec from MRDC/

MM-8086

- · Non-volatile core memory
- · Capacity: 32Kbytes
- · Compatible with 8- and 16-bit processors
- · Module selection in 4Kbyte boundaries in a 1 Mbyte address field
- · Write protect control in 4Kbyte increments
- Cycle Time: 1.2 μsec
- Access Time: 375 nsec from MRDC/
- · Power monitoring for data protection



Multibus*-Compatible Memory Boards

*Trademark of Intel Corp.

MM-8086/16


- · Non-volatile core memory (single card slot)
- · Capacity: 16 Kbytes
- · Compatible with 8- and 16-bit processors
- · Write protect control in 4Kbyte increments
- · Cycle Time: 800nsec
- · Access Time: 280 nsec from MRDC/
- · Power monitoring for data protection

MM-8080/16

- · Non-volatile core memory
- · Capacity: 16Kbytes
- · Module selection in 4Kbyte increments
- · Write protect control in 2Kbyte increments
- Cycle Time: 1.0 μsec
- Access Time: 325 nsec from MRDC/
- · Power monitoring for data protection

MM-8080B

- Non-volatile core memory and EPROM
- · Capacity: 8Kbytes core memory and 8K/16K bytes EPROM
- · Write protect control in 1 Kbyte increments for core memory
- Cycle Time: 1.0 μsec (core memory)
- Access Time: 325 nsec from MRDC/
- · Power monitoring for data protection in core memory



- · Non-volatile core memory
- · Capacity: 16Kbytes
- Operates with 1- or 2-MHz processors
- Module selection in 4Kbyte increments using VUA or VXA
- · Write protect control in 2Kbyte increments
- Cycle Time: 1.0 μsec
- · Access Time: 350 nsec from Memory Clock
- · Power monitoring for data protection

MM-6800

- · Non-volatile core memory
- · Capacity: 8 Kbytes Cycle Time: 1.0 μsec
- · Access Time: 350 nsec from Memory Clock
- · Power monitoring for data protection



6800 EXORciser*-Compatible Memory Boards

*Trademark of Motorola Inc.

MM-6800C


- Non-volatile CMOS RAM
- . Two years data retention with on-board, non-chargeable batteries
- · Three months data retention with on-board chargeable batteries
- · Module selection in 4Kbyte increments up to 1 Mbyte
- · Capacity: 16K 32K bytes
- · Cycle Time: 250 nsec
- Access Time: 200 nsec from Memory Clock
- · Power monitoring for data protection


MM-6800D


- Dynamic semiconductor RAM
- · Capacity: 16K 64K bytes
- · Module selection in 4Kbyte increments
- · Switch-selectable, hidden or cycle-stealing refresh
- · Cycle Time: 450 nsec
- · Access Time: 220 nsec from Memory Clock
- · Even parity with jumper-selectable output to NMI or parity error

MM-6800S

- Static semiconductor RAM
- Capacity: 32Kbytes
- · Module selection in 4Kbyte increments
- · Software write protect control in 8Kbyte increments
- · Cycle Time: 330 nsec
- · Access Time: 210 nsec from Memory Clock
- . Even parity with jumper-selectable output to NMI, IRQ or parity error











- Dynamic semiconductor RAM
- · Capacity: 32K 256K bytes on dual-wide board
- · Module selection in 4Kbyte increments up to 4Mbytes
- Cycle Time: 400 nsec
 Access Time: 275 nsec
- · Even parity generation and checking

MM-1103/2

- · Non-volatile core memory
- · Capacity: 32Kbytes
- · Module selection in 4Kbyte increments up to 256Kbytes
- · Write protect control in 4Kbyte increments
- Cycle Time: 1.2 μsec
- · Access Time: 400 nsec from BSYNCL




DEC LSI-11*Compatible Memory Boards

*Trademark of Digital Equipment Corp.

MM-1103


- · Non-volatile core memory
- · Capacity: 16Kbytes
- · Module selection in 4Kbyte increments
- Cycle Time: 1.2 μsec
- · Access Time: 400 nsec from BSYNCL



S-100 Bus Compatible Memory Boards

MM-S100

- · Non-volatile core memory
- Capacity: 8Kbytes
- Module selection in 8Kbyte increments
- Cycle Time: 1.0 μsec
 Access Time: 350 nsec
- · Power monitoring for data protection





9436 Irondale Ave Chatsworth, California 91311 Telephone: (213) 998-0070



A Commitment to Reliability

Reliable memory boards are a direct result of Micro Memory Inc.'s years of experience with both core and semiconductor memories. This experience has led to a carefully-controlled reliability plan that covers all phases of design, production, and test.

From the outset, reliability is designed in at the circuit level by using proven, worst-case design techniques. Printed circuit board layout takes into account the design rules required for reliable memory system design, such as minimum power bus noise. High-quality components, from printed circuit board material to semiconductors, are selected to meet stringent MTBF criteria.

Prior to the start of board assembly, incoming parts are inspected to make sure they meet Micro Memory Inc.'s specifications. The boards are monitored by a number of Quality Assurance inspections during assembly.

When assembly is complete, 48 hours of dynamic burn-in and temperature cycling are performed on each board. This involves 90-minute intervals at alternate high and low temperatures, during which the board is exercised by memory diagnostics for worst-case pattern conditions. While the 48-hour test is in progress, a CRT terminal provides a constant record of memory board performance. The test employs the intended processor (Multibus, EXORciser, or LSI-11) in the test fixture, which gives added assurance that each board will operate reliably in its actual environment.

Backing up Micro Memory Inc.'s commitment to reliability is a one-year warranty on parts and labor.

You can count on Micro Memory Inc. for reliable microprocessor memory boards.



Micro Memory Inc._

Founded in 1976, Micro Memory Inc. was the first independent supplier of non-volatile, add-in memory boards for microprocessor systems. Later, the original line of non-volatile memories (employing core) was expanded to include static, dynamic, and CMOS semiconductor RAM.

The add-in memories are direct replacements for their counterparts used in Multibus, 6800-EXORciser, and DEC's LSI-11 microprocessor systems.

The Micro Memory boards merely plug into the backplane of the microprocessor system and use



9436 Irondale Ave • Chatsworth, California 91311 Telephone: (213) 998-0070 already-existing power and signal buses . . . no system modifications are necessary.

To assist the memory board user, a complete manual of instructions and schematics is provided.

Design, production and testing of the memory boards are accomplished in the Chatsworth, CA headquarters of Micro Memory Inc. Sales are handled direct and through a nationwide network of sales representatives. There is also representation in Canada and Europe.



semiconductor

MSM3764AS 65,536 × 1 BIT DYNAMIC RAM

GENERAL DESCRIPTION

The Oki MSM3764 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.


The MSM3764 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amblifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and the output are TTL compatible.


FEATURES

- 65,536 × 1 RAM, 16 pin package
 - · Silicon-gate, Double Poly NMOS, single transistor cell
- · Row access time
 - 120 ns max (MSM3764-12)
 - 150 ns max (MSM3764-15)
 - 200 ns max (MSM3764-20)
- · Cycle time,
 - 240 ns min (MSM3764-12)
 - 270 ns min (MSM3764-15)
 - 330 ns min (MSM3764-20)
- Low power: 248 mW active, 28 mW max standby (MSM3764-12). 23 mW max standby (MSM3764-15/20)
- Single +5V Supply, ±10% tolerance
- · All inputs TTL compatible, low capacitive load
- · Three-state TTL compatible output
- · "Gated" CAS
- · 128 refresh cycles / 2ms
- Common I/O capability using "Early Write" operation.
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- · On-chip substrate bias generator for high performance

FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENT



Pin Names	Function
A0 ~ A7	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
Din	Data Input
Dout	Data Output
Vcc	Power (+ 5V)
Vss	Ground (0V)

^{*}Refresh Address

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any pin relative to Vss	Vin, Vout	-1 to +7	٧
Voltage on Vcc supply relative to Vss	Vcc	-1 to +7	٧
Operation temperature	TOP	0 to 70	°C
Storage temperature	Tstg	-55 to +150	°C
Power dissipation	Pp	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE

(TA = 25°C, f = 1 MHZ)

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance Ao ~ Ar, Dev	Cint	4.5	5	pF
Input Capacitance RAS, CAS, WE	CiN2	6	10	pF
Output Capacitance Dout	Cour	5	7	pF

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	Vcc Vss	4.5 0	5.0 0	5.5	v v	
Input High Voltage, all inputs	VIH	2.4		Vcc + 1.0 V	٧	0°C to +70°C
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
OPERATING CURRENT ⁶ Average power supply current (RAS, CAS cycling; tric = min)	loc:		45	mA	
STANDBY CURRENT Power supply current (RAS = CAS = V _H)	Icc2		5	mA	MSM3764-12 MSM3764-15/20
REFRESH CURRENT Average power supply current (RAS cycling, CAS = Viii; tRc = min)	locs		35	mA	
PAGE MODE CURRENT® Average power supply current (RAS = Vit, CAS cycling: tec = min)	Icc4		42	mA	
CAS ONLY CYCLE Power supply current (RAS = VIH)	loc		5	mA	- 12 Outputs remain H: Z - 15/20
INPUT LEAKAGE CURRENT Input leakage current, any input (0V ≤ V≈ ≤ 5.5V, all other pins not under test = 0V)	lia	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ Vouт ≤ 5.5V)	t.o	- 10	10	μА	
OUTPUT LEVELS Output high voltage (IoH = -5mA) Output low voltage (IoL = 4.2mA)	Von Vol	2.4	0.4	v v	

Note: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open

AC CHARACTERISTICS

Under Recommended Operating Conditions

Parameter	Symbol	Units	MSM3 Min.	764-12 Max.	MSM3 Min.	3764-15 Max.	MSM: Min.	3764-20 Max.	Note
Refresh period	TREF	ms		2		2		2	
Random read or write cycle time	tec	ns	240		270		330		
Read-write cycle time	tawc	ns	240		270		330		
Page mode cycle time	tec	ns	150		170		225		
Access time from RAS	TRAC	ns		120		150		200	4,6
Access time from CAS	TGAG	ns		80		100		135	5,6
Output buffer turn-off delay	torr	ns	0	35	0	40	0	50	
Transition time	tr	ns	3	35	3	35	3	50	
RAS precharge time	tee	ns	90		100		120		
RAS pulse width	tras	ns	120	10,000	150	10,000	200	10,000	
RAS hold time	tяsн	ns	80		100		135		
CAS precharge time	top	ns	50		60		80		
CAS pulse width	tcas	ns	80	10.000	100	10.000	135	10.000	
CAS hold time	tose	ns	120		150		200		

AC CHARACTERISTICS con't


Under Recommended Operating Conditions

Parameter	Symbol	Units	MSM37 Min.	64-12 Max.	MSM: Min.	3764-15 Max.	MSM3 Min.	3764-20 Max.	Note
RAS to CAS delay time	trco	ns	20	40	20	50	25	65	7
CAS to RAS precharge time	tore	ns	0		0		0		
Row Address set-up time	tasa	ns	0		0		0		
Row Address hold time	TRAH	ns	20		20		25		
Column Address set-up time	tasc	ns	0		0		0		
Column Address hold time	tcan	ns	40		45		55		
Column Address hold time referenced to RAS	tar	ns	80		95		120		
Read command set-up time	trics	ns	0		0		0		
Read command hold time	tech	ns	0		0		0		
Write command set-up time	twcs	ns	- 10		-10		-10		8
Write command hold time	twon	ns	40		45		55		
Write command hold time referenced to RAS	twcr	ns	80		95		120		
Write command pulse width	twe	пѕ	40		45		55		
Write command to RAS lead time	taw.	ns	40		45		55		
Write command to CAS lead time	tcwL	ns	40		45		55		
Data-in set-up time	tos	ns	0		0		0		
Data-in hold time	ton	ns	40		45		55		
Data-in hold time referenced to RAS	tona	ns	80		95		120		
CAS to WE delay	towo	ns	50		60		80		8
RAS to WE delay	trwo	ns	90		110		145		8
Read command hold time reference to RAS	tern	ns	20		20		25		


Notes: 1 An initial pause of 100µs is required after power-up followed by any 8 RAS cycles (Example: RAS only) before proper device operation is achieved.

- 2. AC measurements assume t7 = 5ns.
- 3 ViH (Min.) and ViL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between ViH and ViL.
- 4. Assumes that tRCD < tRCD (max.).
 If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds tRCD (max).
- Assumes that tRCD ≥ tRCD (max.)
- 6. Measured with a load circuit equivalent to 2 TTL loads and 100 pF
- 7 Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only, if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8. twcs, tcwb and tawb are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: If twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwb ≥ tcwb (min.) and tawb ≥ tawb (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.


READ CYCLE TIMING




WRITE CYCLE TIMING (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING (CAS: VIH, WE & Din: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE, READ-MODIFY-WRITE CYCLE





HIDDEN REFRESH





TYPICAL CHARACTERISTICS







































TYPICAL SUPPLY CURRENT WAVE FORMS



FUNCTIONAL DESCRIPTION

ADDRESS INPUTS: A total of sixteen binary linput address bits are required to decode any 1 of 65.536 storage cell locations within the MSM3764. Eight row-address bits are established on the input pins (A0 through A7) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trah) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

WRITE ENABLE: The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

DATA INPUT: Data is written into the MSM3764 during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data in (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS in a read-write cycle, WE will be delayed until CAS has made its negative transition. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

DATA OUTPUT: The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until

CAS is brought low. In a read cycle, or read-write cycle, the output is valid after IRAC from transition of RAS when trico (max) is satisfied, or after tCAC from transition of CAS when the transition occurs after IRCO (max). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

PAGE MODE: Page-mode operation permits strobing the row-address into the MSM3764 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

REFRESH: Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A0 ~ A6) at least every two milliseconds. During refresh, either VIL or VIH is permitted for A7. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further, RAS-only refresh results in a substantial reduction in power dissipation.

HIDDEN REFRESH: RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh. Hidden Refresh is performed by holding CAS as Vii. from a previous memory read cycle.

OKI SEMICONDUCTOR, INC. 1333 LAWRENCE EXPRESSWAY, SANTA CLARA, CALIF. 95051

TELEPHONE: (408) 984-4842 TELEX (25) 910-3380508

OKI Semiconductor reserves the right to make changes in specifications at any time and without notice. The information furnished by OKI Semiconductor in this publication is believed to be accurate and reliable. However, no responsibility is assumed by OKI Semiconductor for its use, nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of OKI.

FUJITSU MICROELECTRONICS

MB8264N **MB8264E**

NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY



VEMBER 1980

DESCRIPTION

The Fujitsu MB8264 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for highspeed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB8264 to be housed in a standard 16

FEATURES


- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time. 150ns Max (MB8264E) 200ns Max (MB8264N)
- Cycle time, 270ns Min MB8264E 330ns Min MB8264N
- Low power: 28 mW MAX standby 248 mW Max Active (MB8264N) . Read-Modify-Write, RAS-303 mW Max Active (MB8264E)
- ± 10% tolerance on +5 volt supply
- On chip substrate bias generator

pin DIP. Pin-outs conform to the JEDEC approved pln out.

The MB8264 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circultry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is ±10%. All inputs/ outputs are TTL compatible.

- All inputs/outputs TTL compatible, low capacitive load
- Output three-state
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Hidden Refresh Capability




CASE DIP 16C-AOL CERAMIC PACKAGE

PIN ASSIGNMENT



This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, It Is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB8264 BLOCK DIAGRAM



B8264N/MB8264E

ABSOLUTE MAXIMUM RATINGS (See NOTE)

Rating	Symbol	Value	Unit
Voltage on any Pin Relative to V _{SS}	VIN. VOUT	-1 to +7.0	٧
Voltage on V _{CC} Supply relative to V _{SS}	Vcc	-1 to +7.0	٧
Operating Temperature	TOP	0 to +70	°C
Storage Temperature	T _{STG}	−55 to +150	ပ္
Power Dissipation	PD	1.0	W
Short Circuit Output Current	los	50	mA

HOTE:

Permanent device damage may occur it ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to svold application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

			Value			
Parameter	Symbol	Mln	Тур	Max	Unit	Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	٧	
	V _{SS}	0	0	0	V	0°C to +70°C
Input High Voltage, all Inputs	ViH	2.4	_	6.5	٧	0 0 10 +70 0
Input Low Voltage, all inputs	V _{IL}	-1.0	_	8.0	٧	

CAPACITANCE (TA = 25°C)

			Value		
Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D _{IN}	C _{IN1}	_	_	5	pF
Input Capacitance RAS, CAS, WE	C _{IN2}	_	_	8	pF
Output Capacitance DOUT	Cour	T -	_	7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
OPERATING CURRENT* (MB8264N)	I _{CC1}		45	mΑ
Average power supply current (\overline{RAS} , \overline{CAS} cycling; $t_{RC} = min$) (MB8264E)	I _{CC1}	l —	55	mA
STANDBY CURRENT'				
Power supply current (RAS = CAS = V _{IH})	loc2	—	5	mA
REFRESH CURRENT (MB8264N)	lcca		36	mA
Average power supply current (RAS cycling, CAS = VIH; tRC = min) (MB8264E)	lcc3	l —	42	mA
PAGE MODE CURRENT				
Average power supply current (RAS = VIL, CAS cycling, tpc = mln)	1004	—	34	mA
INPUT LEAKAGE CURRENT				
Input leakage current, any input (0V \leq V _{1N} \leq 5.5V)	l _{IL}	-10	10	μΑ
all pins not under test = 0V)				
OUTPUT LEAKAGE CURRENT				
(Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	loL	-10	10	μA
OUTPUT LEVEL				
Output low voltage (I _{OL} = 4.2mA)	V _{OL}	 	0.4	V
OUTPUT LEVEL				
Output high voltage ($I_{OH} = -5mA$)	VOH	2.4	-	V

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

FUJITSU

MICROELECTRONICS ____

pyNAMIC CHARACTERISTICS Notes [1,2,3]

Recommended operating conditions unless otherwise notes.)

			MB8264	N		M88264	E	
Parameter Notes	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Time between Refresh	tREF	1 —	_	2	_	_	2	ms
Random Read/Write Cycle Time	tRC	330	_		270	l –	_	ns
Read-Write Cycle Time	[‡] RWC	375	_		300	_	<u> </u>	ns
Page Mode Cycle Time	tPC	225	_		170	_	_	ns
Access Time from RAS 4 6	tRAC	T —	_	200	_	_	150	ns
Access Time from CAS 5 6	1CAC	_	_	135	l –	_	100	กร
Output Buffer Turn Off Delay	toff	0	_	50	0	_	40	กร
Transition Time	t _T	3	1 –	50	3	_	35	ns
RAS Precharge Time	tap	120	T —	-	100	_		ns
RAS Pulse Width	tRAS	200	_	10000	150	 	10000	пş
RAS Hold Time	tash	135	_	_	100		_	ns
CAS Precharge Time	t _{CP}	80		_	60	_	_	ns
CAS Pulse Width	tCAS	135	 	10000	100	_	10000	ns
CAS Hold Time	^l CSH	200		_	150	_	_	กร
RAS to CAS Delay Time [7] [8]	tRCD	30	_	65	25	_	50	ns
CAS to RAS Precharge Time	₹CRP	٥	_	_	0	_	_	กร
Row Address Set Up Time	1 _{ASR}	0	1 : 2	_	0	_	_	ns
Row Address Hold Time	† _{RAH}	20		_	15	_	_	ns
Column Address Set Up Time	IASC	0	_	_	0	_		ns
Column Address Hold Time	t _{CAH}	55	_	- 1	45	_		ns
Column Address Hold Time Referenced to RAS	tar	120		-	95	1	(-	ns
Read Command Set Up Time	tRCS	0	_		0	_		ns
Read Command Hold Time	1 _{RCH}	0	_	_	0		_	ns
Write Command Set Up Time	twcs	- 10	_	_	- 10			ns
Write Command Hold Time	twch	55	1		45	_	_	ns
Write Command Hold Time Referenced to RAS	1wcn	120	_	_	95		_	ns
Write Command Pulse Width	twp	55	_	_	45			ns
Write Command to RAS Lead Time	t _{RWL}	80	_	į	60	1	~	ns
Write Command to CAS Lead Time	tcwl	80	_	<u> </u>	60	_	_	ns
Data In Set Up Time .	tps	0	_	_	0		_	ns
Data In Hold Time	t _{DH}	55	_	_	45	_	_	ns
Data In Hold Time Referenced to RAS	tona	120			95	_		ns
CAS to WE Delay	tcwd	95	_	_	70		_	ns
RAS to WE Delay	tRWD	160		_	120		_	ns
Read Command Hold Time Referenced to RAS	tare	25		_	20	_	_	ns

A264N/MB8264E

otes:


- An Initial pause of 200µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
- 2. Dynamic measurements assume $t_T = 5ns$.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH}(min) and V_{II} (max).
- Assumes that t_{RCD} ≤ t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.
- Measured with a load equivalent to 2 TTL loads and 100 pF.

- Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
- 8. $t_{RCD}(min) = t_{RAH}(min) + 2t_T(t_T = 5ns) + t_{ASC}(min)$.
- 9. twcs, tcwp and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs ≥ twcs(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle.

If $t_{CWD} \ge t_{CWD}(min)$ and $t_{RWD} \ge t_{RWD}(min)$, the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is Indeterminate.


TIMING DIAGRAMS

READ CYCLE TIMING DIAGRAM




MB8264N/MB8264E

WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE



FUJITSU


8264N/MB8264E

"RAS-ONLY" REFRESH CYCLE NOTE CAS = V_{IH}, WE = Don't core




Don't Care

HIDDEN REFRESH




MB8264N/MB8264E

PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB 8264. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low(0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MB 8264 during a write or read-write cycle. The last falling edge of WE or \overline{CAS} is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before \overline{CAS} , DIN is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus DIN is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or

read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MB 8264 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{3L} or V_{1H} is permitted for A_2 . RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought fow. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding \overline{CAS} as V_{IL} from a previous memory read cycle. (see Figure below)

FIG. 2 — HIDDEN REFRESH



TYPICAL CHARACTERISTICS CURVES

FIG. 3 — SUPPLY CURRENT VS V_{CC} DURING POWER UP




FIG. 4 — RAS ACCESS TIME VS SUPPLY VOLTAGE




FIG. 5 — $\overline{\text{CAS}}$ ACCESS TIME VS SUPPLY VOLTAGE






FIG. 6 — SUPPLY CURRENT VS FREQUENCY



PACKAGE DIMENSIONS Dimensions in inches (millimeters)



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracles. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any ticense under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

MB 82 64 N

Jim Gain Rud Electronic Munket. (714) 821-9600

FUJITSU MICROELECTRONICS

2945 Oakmead Village Ct. Santa Clara, CA 95051 (408) 727-1700 Telex 171-182 TWX: 910-338-0047

FUJITSU MIKROELEKTRONIK

Lyoner Strasse 44-48 Arabella Center 9. OG/A 6000 Frankfurt-Niederrad 71 West Germany Telephone: 0611-666-3056 Telex: 411-963

Anthen (714) 730-8000 Ceter/William (213) 773-6521 Time Bluff wist 320-0880

PRINTED IN U.S.A. FMJ 11-80

	Board characteriatics						
Manufacturer	Type (Note 1)	Capacity (bytes): word langth (bits) (Note 2)	Segmentation (Note 3)	Maximum cłock Irequency (MHz)	Typical/ maximum current (mA)		
MULTIBUS							
Advanced Digital Technology	DRAM	64К ю 96К. 8/16 + 6 ECC	S(32K), B. E	20	2500/30		
	ORAM	128K to 1M; 8/15 + 6 ECC	S(16K). B, E	2.5	3000/35		
Bubbl-Tec	bubble .	92K; 8		7 T 1 1	400/50		
Central Data Corp.	PROM	128K, 8/16 D	dilan con	and the second	300/50		
	SRAM .	32K, 8/16 D	S(16K), E		4100/58		
	DRAM	128K; 8/16 D	S(16K), E		1700/230		
Comark Corp.	DRAM	64K 10 512K; 8/16 D, P	S(128K), B. E	22-1184	2000		
Heurikon Corp.	SRAM	16K to 32K; 8	B. E.	2.0	on the side		
	DRAM	84K (o \$12K; 8/16 D	8. E	2.0	2000/30		
Intel Corp.	DRAM	4X:8/16	S(4K)		800/170		
	bubble	128K or 512K; 8			300/240		
4	DRAM	16K; 8/16 D	5(4K), E	25	2700/33		
1	DRAM	32K; 8/16 D, P	S(4K). E	. 25	3200/40/		
	DRAM	64K; 8/16	S(4K), E	25	3000/38		
	DRAM	64K, 8/16 D, P	S(4K). E	25	3200/400		
	MARG	128K; 8/16 D, P	S(4K), E	25	3600/460		
	DRAM	256K_8/16	S(4K), E	25	3600/466		
	→ DRAM	D, P 512K, 8/16	S(4K), E	25	3500/48		
Can	DRAM EPROM	D, P 8K, 32K,	S(4K), E		3000/382		
	DRAM/EPROM	8 D 16K, 32K, 8	S(4K), E		3000/38		
	EPROM	16K; B	S(4K)		2100/270		
	EPROM	64K; 8/16	S(4). E				
Micro Memory, Inc.	Core	32K, 8/16	S(4K)	10	1000/37		
	MARO.	512K, 8/16	S(4K)	5 0	1400		
	Core	8K 10 16K, 8	5[4K]. B	1.0	1000-200		
	Core & PROM	32K,8	S(4K), B	10	1000/200		
	Core	16K 8-16	S(16K). 8	1 25	800.300		
N. 1 Semiconductor	DRAM	128K.8 + 1P/ 16 + 2P	S(4K), E	2.5			
	→ DRAM	S12K E - 1P/ 16 + 2P	S(4K). E	2 5	3200/360		
	DRAM	16K to 64K; 8/16 D	S(16K), B. E	1.5	2000/30		
	DRAM	16K to 64K, 8	S(16K), B. E	2.0	2000		
	EPROM. FROM ROM	32K to 128K; 8/16 D	5(16K), B. E	1.4	1700/270		

Memory chip characteristics				1			
Model numberi type	Organization (n x m bits)	Access time (nsec.)	Fully assembled unit price (O-1; O-100) (Note 4)	Unpopulated unit price (Q = 1; Q = 100) (Note 5)	Delivery time (weeks ARO)	Date first shipped	For more Information circle no.
	16K x 1	150	\$1850 to \$2050; \$1125 to \$1350 M, T		4 to 6	9/79	313
8264	64K x I	150	\$2350 to \$8650; \$1425 to \$5300 M, T		4 to 8	9/80	314
TIB 0203	92K x I	2500	\$2400, \$1500 M, T		200	12/79	315
2758, 2764/ PROM	1 K ± 8, 8 K ± 8		\$185, \$120 M, T	\$185,\$120 S	6	3/80	316
6104 SRAM	4K x T	200	\$1445, \$925 M. T	\$815, \$520 \$	Б	3/80	317
4116 DRAM	16K x /	150	\$1775,\$1135 M, T	\$700_\$450 S	6	6/80	318
4116	16K x 1 ar 64K x 1	350	\$940 (64K). \$1450 (128K). M, T		4	9/81	319
	4K z 1		\$595 to \$895; M, T		4 10 6		320
	32K x 1, 64K x 1	200	\$1833.10 \$6115 M, T		4 to 6		322
5101	128 x 1		\$1150, T		stock	1976	323
7110-1	1M x 1	4800	\$1600 to \$6250; \$1215 to \$4360 T		4	12/80	321
2110	8K x 1	120	\$705 T, M	- 70	stock	8/81	324
2110	8K x ī	120	\$955 T, M		slock	8.081	325
2117	16K x 1	150	\$1150 T. M		slock	6/76	326
2118	16K x 1	150	\$1310 T. M		slock	8/81	327
2164	64K x 1	200	\$1810 T. M		slock	8/81	328
5164	64K x 1	200	\$3195 M, T		stock	8/81	329 330
2164	64K x 1	200	\$3995 M, T	- 4	特性 對	8/81	331
2117	16X x 1	120 .	5983 M, T		stock	1/80	332
2117	16K x 1	120	\$1185 M, T		stock stock	1976	333
2708	2K x 8		\$360 M, T		SIOCK	Late Marie	
2716/2732	4K x 8		\$570 _M. T		stock	1/79	334
			\$1275; \$975 T		3	12/79 1 8/81	335
4164		150	\$2000, \$1500 T \$725 to \$849,		4	1/78 to	337
			\$592 to \$680 T			8/76	
			\$790, \$690 T		4 '	1/79	338
			\$875, \$690 T	· · · · · · · · · · · · · · · · · · ·	-studiorense finance	12/80	339
5290	16K x 1	200	\$1430 M, T	410-103		6/81	340
4164	64K x 1	200	\$3645 M, T	- 100	Will Strike	W61	341
MM5290, 5298	16K × 1, 8K × 1	200	\$1210:5910 M, T			6/78	342
_ ,M5290	16K x I	200	\$1300 to \$1730	\$910 to \$1211 M, Y	4	12/80	343
2758, 2716. 2732, 2764. 2316, 2332	1K x 8, 2K x 8 4K x 8	400		\$570; \$428 S	4	8/81	344

	Board characteristics							
Manufacturer	Type (Note 1)	Capacity (bytes); word length (bits) (Note 2)	Segmentation (Note 3)	Maximum clock frequen cy (MHx)	Typical: maximui current (mA)			
MULTIBUS								
	DRAM/PROM/ROM	4K to 16K. 8/16 D	S(4K), B. E	1.5	4100/460			
•	EPROM/PROM/ROM	16K 10 32K, 8/16 D	S(4K or 8K), B, E	1,4	100/1400			
Plessy Microsystems	SRAM	84K; 8/16	S(16K), B. E	5.0	/1500			
	→ DRAM	512K; 8/16	S(16K), 8, E	2.0	1500/200			
	DRAM	+ 6 ECC 64K; B	S(16K). 8. E	2.0	/1500			
Relational Memory Systems, Inc.	MARIO	256K;8/16	S(64K), B. E	4.0	300			
	SRAM	16K, 8/15 D	S(4K), B, E	\$.0	400			
	DRAM	64K, 8/16 D	S(16K), B. E	4.0	150			
Syscom, Inc.	PROM	64K; B/16	S(4K), B		1600			
Texas instruments		(64K, 128K, 256K, 512K)/16	S(4K), E					
Zendax Corp.	SRAM	+ 6 ECC 16K; 8/16 D	S(64K), B. E	5.0	1200/150			
	DRAM	128K; 8/16	128K, E	5.0	900/100			
STD BUS			所 然是實施了對於	克里 沙里	2000年			
Applied Micro Technology, Inc.	SRAM	16K. 8	S(16K), B, E	6.0	2500			
	DRAM	64K; 8	S(16K), B. E	6.0	2 00			
	EPROM RAM	32K;8	S(8K, 16K, or 32K), B, E	6.0	150			
Desert Microsystems, Inc.	DRAM	64K; 8	S(64K), E	5.0	/890 to 870			
	MORA	54K;8	S(16K, 32K, or 64K). E	5.0	280			
Digital Dynamics, Inc.	DRAM	2K.8	S(1K)	2 5	360/580			
	PROM	32K; B	S(8K), B, E	4 0	380/600			
Enterprise Systems Corp.	SRAM	8K;8	S(4K), B. E	4	300/1000			
Matrix Corp.	HAM EPROM	32K; 8	S(4K)					
Mostek	DRAM	16K to 32K, 8	S(6K, 16K, 32K)	۵.۵	375/600			
10000	EPROM	16K; 8	S(4K or 8K)	4.0	800/1200			
	UMC	32K, 8 4K to 8K, 8	S(4K, 8K, or 16K) S(4K or 8K)	4.0 4.0	600/120 0			
	SRAM		A24200	4.0	700/1000			
	SRAM	2K to 4K, 8	S(2K of 4K)	4 U	3000			
	DRAM	128K, 16 + 1P	S(16K), B, E					
	DRAM	256, 16 + 5 or 6 ECC	S(16K), B, E		4560			
	DRAM	2M; 32 + 7 ECC	S(64K), E		7700			
	199045-124				900			

Memory chip	Memory chip characteristics			Price and delivery			
Model number/ type 'Yote 1)	Organization (n x m bits)	Access time (nsec.)	Fully assembled unit price (Q = 1; Q = 100) (Note 4)	Unpopulated unit price (Q=1; Q=100) (Note 5)	Delivery time (weeks ARO)	Date tirst shipped	For more information circle no.
第一名中国外 拉							
ROM: MM2308, 2316E, 2708, 2716 RAM: MM4027, 4116	ROM: 1K x 8, 1K x 15, RAM, 4K x 1, 16K x 1	200 (RAM), 400 (ROM)	\$780 to \$1077; \$585 to \$808 M, T		4	6/79	345
MM2308, 2316E. 2708, 2716	1K x 8, 1K x 16	400		\$343 to \$377; \$258 to \$283 \$	slock	8/79	346
HM 6116LP	2K x 8	120	\$2200		10	12/80	347
HM 4864	64K x I	275	T \$4750		10	6/81	348
4716	16K x 1	275	\$700		10	4/79	349
	•	210	T \$2600, \$2160		2	9/81	350
		150	M, T \$745; \$460		2	6/80	351
		250	M, T \$995, \$560		2	1/80	352
2716, 2732,	2K x 8,		M, T \$495, \$380		en 195 4 0 to 5	11/80	353
2532 4532, 4164	4K x 8		М, Т М, Т		4 to 6	4/81	354
4332, 4104			<i></i>				
MK 4118-2	1K×8	150	\$1504; \$1203 T		75, 0 10 4 2 7115 10 51 4	8/81	355
4116	16K x 1	300	\$1280; \$825		4	6/80	356
				AS PANAS SHIP	allo of the store of the	DOWNER PROPERTY.	
2114	1K × 4	150 or	\$325; \$250	\$120; \$96 S	1	1/80	357
		400	M, T \$700, \$560	*153,***	1	10/79	358
4116	16K x 1	250	M, T	\$125;\$100 S		1/81	359
		250	\$200; \$160 M, T	3123,31003	SESSESSES 4 370	2/81	360
2118,4116	16K x 1	250	\$750 to \$950; \$525 to \$665			2/81	300
2716, 2732.		77.5	M,T	\$195;\$137 S	4	10/80	361
2764 6514	1K x 4	450	\$295	de en sold de	10	4/80	362
2716, 2732	2K × 8,		М.Т	\$225; \$180 S	6	6/80	363
-2172 444 773	4K x 8 1K x 4	450, 250	\$550; \$395	*)g= = = 10 = 10 =	2-4	9/80	364
2716	Salam Se		M. T \$170 to \$490 M, T	All makes			365
MK 4116	16K x 1	200 or 350	\$235 to \$275 M, T		2	2/79	- 366
MK 2716	16K x 8	450	\$499		2	9/79	367
MK 2732 MK 4118	4K x 8 1K x 8	450 250	\$160 \$245 to \$295	\$ 30.7	2 2	9/79 6/79	368 369
7.0 VAL.		300	M, T \$399 to \$450	# FU J. 12.22		6/80	370
. HM6514	1K x 4	100	M,T	植 足型器 5	Marin Taran	10/77	371
MK 4116	16K x 1	135	\$3145 M, T			8/80	372
MK 4116	16K x 1	135	\$5180 to \$5280 M, T	= 4 + 11 11 15 k	antho man the	and the second	ALTERNATION OF THE PERSON NAMED IN
**K 4564, MK 4116	16K x 1	135	\$7995 M, T		6	8/81	373
						5/81	374

