SF 1008-RA (FRONT 9-2003) Buperandes (8-2003) issue
SAND 2003-3609 REVIEW & APPROVAL FORM
Origination: Please complete Sections 1 - 6. Print or type all information. See attached instruction sheets for additional information.
This form is used to review and approve information releases before they are released outside of Sandia. Public releases must go through the Formal R&A Process, in which case this form must be completed through Section 10. For releases going through the Organizational R&A Process, organizational management is encouraged to complete this form through Section 6 and to file it for future reference. This form can also be used (through Section 6 & Section 8) to document approvals when an information release changes distribution limitations (e.g., when Internal Distribution Only becomes Unlimited Release). For information on which R&A process to use, or additional R&A.Information: • See the "Review and Approval for Communication" webpage: <u>http://www-im.sandia.gov/recordsmgmt/revapprov/revapprov.htm</u> or • Contact Linda Cusimano (NM), (505) 844–4980 ; Kelly McCtelland (CA), (925) 294-2311
SECTION 1 Protection Sandia and Partnership Interests
Is this release the result of a CRADA? Work for Other partnership, MOU agreement, funding Other agencies
Hyes: Agreement Number's Has your partner on Solution agency given approval for this release?
SECTION 2. Document Title and Author Information:
Ful) title of document The Sandia Petaflops Planner
Author or contact (Sandian) Erik P. DeBenedictis
Phone No. 505 284 4017 E-Mail Address endeben@sandia.gov Org. No. 9223 Mail Stop No. 1110
Project number 7101 Task number 13.04 (Identifies funding source – will not be charged)
Contract Author to Sandia. (Contractor's name and contract no.)
SECTION 3. Document Format and Release Event Information. Indicate the planned format(s) of the information release, as well as information about the release event.
Document SAND Report Abstract Sandia Open Network (External) Publication (all other types of publications including reports, vugraphs, posters, exhibits, displays, videos, brochures, internal memoranda, posters, internal memoranda, posters, factsbeats)
Release Event. Indicate the name of the conference, meeting, or publication, the sponsoring organization, and the place and date of event. If this release is an electronic posting, provide the current viewing address and intended posting location.
Place of Event: Date: Date:
Internet Address of Electronic Posting:
SECTION 4. Classification and Sensitivity of Information. Contact Classification Dept. 4225 (8511 - CA) for questions. Indicate classification level and category of information release or whether information release is unclassified; Classification of Document Title (1) Document Abstract (2) The Document (1)
NWD Sigma CNWDI NOFORN Program Designated Other Other Special Handling (Distribution Limitation)
Unclassified - Limited Release. Indicate all Unclassified Controlled Information (UCI) categories access restrictions: Export Controlled Information (ECI) ITAR/EAR/ Protected CRADA Information (Release date) Non-Sandia Proprietary Information Official Use Only (OUO) Exemption No Unclassified Controlled Nuclear Information (UCNI) Patent Caution Other (specify)
• 🔀 Unclassified - Unlimited Release. Information is unclassified with no access restrictions, i.e., distribution may be made worldwide.
DUSA Exemption - This information is released under DUSA Exemption (Mark appropriate sensitivity above. Section 8 review not required.)
bervarive classifier (DC) who is knowledgeable of information sensitivity or DUSA Delegate: Name, Name, Name, Signature Org. 9/25/07

SF 1008-RA (9-2003)				
Supervises (6-2003) issue SECTION 5. Disclosure of Technical Advance A Technical Advance is an original achievement or non-obvious progress in a scientific or engineering sense, including the creation of software.				
Yes No If No, go to Section E	i.	al Advance as defined and	V8 /	
If Yes, has a Disclosure of Technical Advan	n ce (TA), Form <u>SF 11</u>	<u>\$5-TD</u> , been filed with the No If No, pleas	Sandia Patent and Licensing C se follow up with a TA form obtain	enter? Inable from:
SECTION 6. Line/Program Signature manager. Where concurrence is obtained in	s and Approvals.	Print or type all author informations, approval need only g	formation; obtain appropriate sig o through the principal author's	natures from next-leve) line organization.
Authors' Names (Print or type) (Full First, Middle, & Last Name)	Org. No./ Mail Stop	Phone No.	Next Level Manager's S	ignature Date
Erik P. DeBenedictis	0223/1110	505 284 4017	- Mail Pm	lit 9/19/03
(Full First Name Full Miccle Name Full Last Name)				
(Full First Name Folf Maxie Harve Full Last Name)				
Full First Names Full Metcle Harnes Full Laut Name)				
(Foll Frat Name Full Lincole Name Foll Land Ranke)				
(Full Final Name Full Middle Name Full Last Name)				
Program Manager's Name and Signature				
THE FOLLOWING SE	CTIONS ARE USE	D FOR THE FORMAL	REVIEW & APPROVAL PR	OCESS.
SECTION 7. To be completed by the	Patent and Licen	sing Department (NM	: 1/1500/MS10161; CA: 11800/N	NS'9031).
Copyright Interest?	No If Yes, copy	right may be asserted, su	bject to DOE approval.	
Patent Interest? Patent Interest? Yes	No If Yes, TA f	orm has been or should be	e submitted.	: •
Patent Caution? 'D'Yes	No If Yes, TA f	orm has been or should b	e submitted and dissemination w	vill be limited.
· · · · ·		K.		- 11-1 00
Pate	nt Attomey s/Agent's	Signature /// 1		
CECTION (9 To be completed by th	Classification or	d Concitive Informati	An Danastroopt ANA 422584	C M75 CA 9544 MC 00041
SECTION 8. To be completed by the Classification and Sensitive Information Department (NM: 4225MS 0175, CA 8511, MS 9021).				
	· · · ·			· · · ·
		1		· · · ·
$C_{ij} = \frac{1}{2} \sum_{i=1}^{n} (1 - 1)^{i} \sum_{j=1}^{n} (1 - 1)^{i} \sum_{j=1}^{n}$	Assa) -	Signature	Julillian	Date 10/2/03
SECTION 9. To be completed by the Promotional Communications must be revie 12600, MS 0619 (NM) or by Communication fact sheets) distributed outside of Sandla the must go through a Section 9 review. NOTE (Contact Printing & Duplicating Dept. 12630	Promotional Con wed for adherence to ons & Public Affairs I at use color (ink) prin SAND Reports and to get a head start o	mmunications Depart Corporate "Common Loo Dept. 8528, MS 9131 (CA uting, as well as all interna Internal release products n DOE approval.)	ments (NM: 9612/MS:0612, C/ k and Feel [*] guidelines by PR &). In addition, all publications (In Il products of two or more colors that use color copying do not r	A: 8815/MS 9021). Communications Center icluding SAND Reports and that use color printing, need a Section 9 review.
DOE approval received	Date	Signature		Date
SECTION 10. To be completed by th	ne Review & Appro	oval Desk (NM: 9612/M:	3 0612, CA: 8511/MS 9021).	
1. That the following statement is	s: a printed on the docu	ument: Sandia is a m	ultiprogram laboratory	operated by Sandia
Corporation, a Lockheed	Martin Compan	y, for the United St	ates Department of Ener	rgy's National Nuclear
Security Administration 2. That, if the release has been do 3. That all edits requested by revi	under contract E atermined to be sens lewers are complete	DE-AC04-94AL85000 sitive or classified, all the d before release;). e appropriate markings are on	the released item;
4. That the final version is submi	tted to the Technical	Library.	-1 -10 -4	_ ~~
· · · ·		Signature	The Martin	Date 7 2
		2	0	

3609 SAND2003-####-Unlimited Release Printed August 2003 October

The Sandia Petaflops Planner

Erik P. DeBenedictis Scalable Computing Systems Sandia National Laboratories P.O. Box 5800 Albuquerque, New Mexico 87185-1110

Abstract

The Sandia Petaflops Planner is a tool for projecting the design and performance of parallel supercomputers into the future. The mathematical basis of these projections is the International Technology Roadmap for Semiconductors (ITRS, or an detailed version of Moore's Law) and DOE balance factors for supercomputer procurements. The planner is capable of various forms of scenario analysis, cost estimation, and technology analysis. The tool is described along with technology conclusions regarding PFLOPS-level supercomputers in the upcoming decade.

SAND2003-3609 Unlimited Release Printed October 2003

The Sandia Petaflops Planner

Erik P. DeBenedictis Scalable Computing Systems Sandia National Laboratories P.O. Box 5800 Albuquerque, New Mexico 87185-1110

Abstract

The Sandia Petaflops Planner is a tool for projecting the design and performance of parallel supercomputers into the future. The mathematical basis of these projections is the International Technology Roadmap for Semiconductors (ITRS, or a detailed version of Moore's Law) and DOE balance factors for supercomputer procurements. The planner is capable of various forms of scenario analysis, cost estimation, and technology analysis. The tool is described along with technology conclusions regarding PFLOPS-level supercomputers in the upcoming decade. Intentionally Left Blank

Contents

Introduction	9
Previous Work	9
Architectures and Packaging Styles	10
Semiconductor Roadmap	11
Abstract Supercomputer Representation	12
Interconnect	13
Derated Flops	13
Other Factors	14
Results of Using the Petaflops Planner	17
The Tool Worked	17
Moore's Law Holds	17
Wires and LVDS	18
No Obvious Winners	19
Conlcusions	19
Future Work	20
References	21
Appendix	22
PIM Design Equations	22
nCUBE Design Equations	22
Discrete MPP Design Equations	22

Figures

Figure 1	An SMP Node	10
Figure 2	An nCUBE Node	11
Figure 3	A PIM Node	11
Figure 4	The ITRS Compared to the Albuquerque Telephone Book	11
Figure 5	Example Chart from ITRS	12
Figure 6	PIM Chip Layout Model	13
Figure 7	Petaflops Planner Input Form	16
Figure 8	Petaflops Planner Output Page	17
Figure 9	Architecture Costs	18
Figure 10) Low Voltage Differential Signaling	19

Tables

Table 1. Balance Factors	11
Table 2. PIM Design Equations	22
Table 3. nCUBE Design Equations	23
Table 4. Discrete MPP Design Equations	24

Nomenclature

ASCI	Advanced Simulation and Computing (the "I" is silent)
ASIC	Application Specific Integrated Circuit
DOE	Department of Energy
DRAM	Dynamic Random Access Memory
FLOPS	Floating Operations Per Second
GFLOPS	
IPC IO	Interprocessor Communications Input Output (I. e. MPI)
ITRS	International Technology Roadmap for Semiconductors
MPI	Message Passing Interface
MPP	Massively Parallel Processor
MPU	MicroProcessor Unit
PetaFLOPS	
PIM	Processor In Memory
SNL	Sandia National Laboratories
TFLOPS	10 ¹² Floating Operations Per Second

Intentionally Left Blank

Introduction

Over the past 20 years, parallel supercomputers have gone from an academic curiosity to vital tools for science, defense, engineering, and a host of other fields. The Department of Energy's (DOE's) Advanced Simulation and Computing (ASCI) program has driven the development of parallel supercomputers through a staged series of procurements up to the current programmatic limit of 100 TFLOPS. It seems evident that applications will continue to want more power, causing us to wonder if the computer technology is up to the task?

To answer this, we need to find an oracle to foretell the future of supercomputers. We found our oracle in Moore's Law, or more specifically the extensive body of knowledge known as the ITRS roadmap developed by the semiconductor industry projecting future progress in integrated circuits. To apply Moore's Law for integrated circuits to supercomputers, we need an abstracted definition of a supercomputer that can be applied to hypothetical supercomputers in the future. We found this definition in the procurement rules for DOE supercomputers. Over the half-dozen generations of DOE supercomputer procurements, DOE labs have figured out how to specify the relationships between a supercomputer's computing rate, memory size, communications rate, etc. needed for a machine to work well for applications. Adding Moore's Law to DOE's procurement rules yields hundreds of parameters and mathematical relationships – but which can be solved with effort.

We wrote a "Petaflops Planner" program that essentially projects popular supercomputer designs into the future using Moore's Law. We wrote the planner as a tool for multiple purposes: testing hypotheses on computer architecture, optimizing designs, projecting costs, etc.

We then used the planner to see if computer technology was up to the task of PFLOPS-level supercomputers. The body of the paper explains how the answer can be "yes," but only by employing new technology.

Previous Work

Balance factors

Sandia and other DOE laboratories have had criteria for specifying supercomputers in procurements. These criteria have been applied to supercomputers with vastly different performance levels over the last 20 years. As a result, the criteria have become scalable rules that define supercomputers that will perform well within the DOE.

	DATA- INTENSIVE (RED STORM ¹)	COMPUTE- INTENSIVE (PURPLE ²)
Memory Bytes/FLOP	1.0 TFLOPS ²⁵	1.0 TFLOPS ²⁵
Memory Bandwidth Bytes/FLOP	4	1
Peak IPC IO Bytes/sec/FLOP	2	.1/12.≈.01
Total IPC IO Bytes/sec/FLOP	2	.1
Network bisection bandwidth Bytes/sec/FLOP	.075	.05

Table 1: Balance Factors

These scalable rules are based on "balance factors"^[ref 1, 2]. A DOE laboratory begins by specifying a performance target – originally measured as peak GFLOPS, now peak TFLOPS. The balance factors specify the values of other parameters as a function of the peak FLOPS. DOE procurements tend to use similar balance factors, but with different values representing a different application mix (table 1).

Architectures and Packaging Styles

The supercomputing community has just a few leading architectures or design styles:

• Virtually all supercomputer today are clusters of Symmetric MultiProcessors (SMPs, figure 1), which are composed of separate commodity microprocessor chips, memory chips, and a router implemented as an Application Specific Integrated Circuit (ASIC).



 nCUBE Corporation pioneered a different implementation style where the CPU and router are both in the same ASIC chip, but with separate memory (figure 2). IBM is using this implementation style for the DOE Blue Light project.

Router	CPU	
	DRAM	ĺ

Figure 2: An nCUBE Node

Processor-In-Memory (PIM) represents a more radical departure. PIMs include processors, memory, and router in a single chip – often hundreds of each (figure 3). PIM systems may consist of homogeneous arrays of PIM chips, but may also include additional conventional memory. There are different views on the best "instruction set" for PIMs, and some designs may represent a different architecture as well as a different packaging style.



Figure 3: A PIM Node

Semiconductor Roadmap

The ITRS roadmap^[ref. 3] is a project by the semiconductor industry to track the progress of semiconductor technology, identifying roadblocks before they become problems. While Moore's Law is a one-sentence statement, the ITRS Roadmap is a time comparable in size to a telephone book (figure 4).



Figure 4: The ITRS compared to the Albuquerque Telephone Book

A sample from the 1999 ITRS roadmap illustrates the process. The Semiconductor Industries Association (SIA) establishes a panel of experts in each of about a dozen aspects of semiconductor technology (process technology, packaging, DRAM design, testing, ...). These experts analyze progress in their area, either confirming that Moore's Law can be maintained or identifying obstacles. To fit on the printed page, each table comes in a near term and long term part (figure 5). Each technology item is designated white, yellow,



or red depending on the state of known technology. As illustrated (figure 5), assembly and packaging are areas of concern in 1999.

Figure 5: Example Chart from ITRS

The Petaflops Planner

Abstract Supercomputer Representation

The planner represents a supercomputer as a collection of SMP nodes. Each node is comprised of chips defined by Silicon area and pin count. The wires connect the pins. The planner then calculates system performance assuming the system is assembled according to on of the architectures described above. The planner assumes each chip, pin, and wire will perform to its maximum capacity. System cost is computed by using ITRS cost figures for ASICs, MPUs, DRAMS, etc.

The illustration of a PIM (figure 6) illustrates the planner's level of abstraction. The rectangle is displayed of a size proportional to the chip area. The yellow area represents RAM on a PIM and blue and red represent processor cores, with the amount of each color proportional to the Silicon area consumed by the component. The planner deals only with area, not specific circuitry.

|--|

Figure 6: PIM Chip Layout Model

Interconnect

The Petaflops Planner assumes a 3-d mesh topology. The rationale is as follows:

- By choosing a 3-d mesh topology, we trivialize analysis of the mapping between the supercomputer topology and the topology of the machine room. All machine rooms in the universe are 3-d, because the universe is 3-d (spatially). Thus, we can put a 3-d supercomputer into a machine room without having any long wires. The "fat tree" is other popular interconnect topology. Putting a "fat tree" supercomputer into a 3-d machine room involves a spatial mapping and some long wires. Long wires introduce both cost and delay.
- Sandia National Laboratories (SNL) has a history of procuring 3-d mesh supercomputers that remain the "fastest computer on earth" longer than anybody expects. Hence, there is no evidence of a performance penalty by limiting the analysis to 3-d meshes.

Derated Flops

The planner uses a method we call "derated flops" to calculate system performance. The rationale is as follows: Imagine that system performance was based solely on peak FLOPS, and that we would use an architectural optimization method (as we do). With peak FLOPS as the objective function, an optimizer would be expected to find systems where the chips were packed solid with floating point units. These systems would not perform well on real applications because they would lack memory and IPC IO. We found that by "derating" the flop rate so that balance was preserved, we got an objective function suitable for optimization.

We define the "derated flops" for a system as the maximum number of FLOPS that can be claimed while still meeting the balance factors. For example, say the balance factors call for one byte of memory bandwidth per flop. A microprocessor with 10 GFLOPS floating performance and 1 gbyte/second memory bandwidth would therefore be unbalanced. However, we permit the vendor to claim a "derated flops" rate of 1 GFLOP for the microprocessor. One GFLOP is the

highest flop rate that could be claimed without violating the balance factor for memory bandwidth.

Other Factors

We considered two other factors in designing the planner:

Technology derating factor. Observers have long noticed that industry puts the best technology into consumer and commercial products where volumes and profits are highest. Supercomputing tends to get technology a couple years later. To capture this behavior, the planner lets the user specify a "technology derating factor." Certain ITRS projections get multiplied by this factor to model this delay. The figures that get cut include ASIC density and clock rate, but do not include commodity microprocessor performance and memory density (because supercomputers can include the latest commodity components).

Power. The planner calculates power consumption, but does not use it as a constraint. The calculation applies CMOS power scaling rules to typical values for today's microprocessors and memories. (It would be desirable for the planner to know maximum power dissipation per chip and then stop allocating components when that power has been reached.)

Architectural Optimization

The planner can optimize designs. The architectural alternatives being considered are parameterized by one or two integers representing the number of CPU cores or memory chips. The planner picks the optimal value(s) for these parameters by iterating over all reasonable values of these integers and noting the value producing the lowest cost per derated flops ratio.

Implementation

We constructed the Petaflops Planner to implement the design process described above. The planner was written in C++ for Windows and Linux and acts as an Internet Web server. That is, the planner starts and listens on a TCP/IP port for Web page accesses from a browser. A user accessing the planner via a browser sees a small Web site with help files, forms for specifying balance factors, and dynamic pages representing candidate supercomputers.

The diagram (figure 7) shows the Web form where the user specifies balance factors.

4 CPU Red MPP for 2003 - Microsoft Internet Explorer					
File Edit View Favori	tes Iools Help	Tel Favoritas (≪Historu ■ -	4 - - - - - - -	
Address Address Address	/				Links »
<u>Index</u> <u>Help</u>	Petaflops	Plannei	r	Sandia Nationa Laborat	al tories
	Parameter	Value		Units	
	Performance target	20⊤		flops	
		Data Intensive	FLOPS Intensive		
	IO bandwidth	2.00	8.33m	bytes/second/flop	
	IO bandwidth	2.00	100m	bytes/second/flop all links	
	Memory size	250m	500m	bytes/flop	
	Memory bandwidth	4.00	4.00	bytes/second/flop	
	Realization factor	1.00	1.00	fraction	
		From	То		
	Period	2001	2016	year	
	Units	1	50	bytes/second/flop	
		Calc	ulate Range		
	<u>васк to top of page</u>	e Quesuons a	ina Comments A	Acknowledgment and Disc	namer
					V

Figure 7: Petaflops Planner Input Form

Upon receiving balance factors, the planner computes several dozen optimal designs and provides a table of hyperlinks for details on each design. The table (not shown) has rows corresponding to year within the range of the ITRS projections and columns corresponding to four candidate architectures and packaging styles. The values in the table cells report the optimal number of CPU cores for the designated architecture in the designated year. Clicking on the hyperlink in the table cell yields a detail page for the design.

The diagram (figure 8) shows a detail page. The planner shows a diagram of a node board, scaling the squares representing chips proportionally to the necessary chip area. The parameters (size, power dissipation, memory capacity)



Figure 8: Petaflops Planner Output Page

of each type are reported textually. A bar graph shows the maximum number of pins on a chip and their allocation. The upper-right of the Web page includes a navigation panel that will display detail pages for designs in other years, architectures, and numbers of processors.

Results of Using the Petaflops Planner

The Tool Worked

We have had no problems with stability of the optimization algorithm. Furthermore, we've reviewed the planner's output with various people at Sandia and the results appeared plausible. The tool's speed is acceptable: a 266 MHz PC takes about 2 seconds to perform the ~10,000 design evaluations resulting from submitting balance parameters.

Moore's Law Holds

We wanted to know if supercomputer performance would continue to increase at historical rates to the PFLOPS level. To do this, we calculated and plotted (on a log scale) the estimated cost for an optimal 5 PFLOPS supercomputer for each year into the future and for all the architectures. We expected to see one of two behaviors, both represented in the graph (figure 9):

- Straight lines sloping downward, representing continuation of the exponential progress of Moore's Law.
- Lines that slope downwards for while, followed by a leveling off. This would be the expected result if there were a critical, non-scalable technology component: as other technology components pass it by, the non-scalable component dominates the cost.

As shown in the graph, the planner found both behaviors. The shorter lines (ending in 2014) are based on the 1999 ITRS projections and predict failure of Moore's Law, whereas the longer lines (ending in 2016) are based on 2000 ITRS projections and predict continuation of Moore's Law. This discrepancy is described further below.



Figure 9: Architecture Costs

Wires and LVDS

The change in conclusion between projections based on 1999 and 2000 ITRS tables illustrates the power and limitations of our approach.

In late 2001 we ran the analysis with the then-current ITRS 1999 tables and were alarmed at the apparent failure of Moore's Law. Examining the optimized designs in the later years revealed enormous chips with thousands of pins with IPC IO busses between chips hundreds of pins wide. Even with such enormous resources applied to chip-to-chip communications, the cores of the chips were "starved" for data. The pertinent ITRS table (figure 5) confirmed the problem: the speed of chip-to-chip communications via pins is limited to several gigabits/second/wire, and the maximum number of pins on a chip is not scaling with Moore's Law. Apparently supercomputers require chip-to-chip bandwidth beyond the scalability of pin-and-wire technology, and as a result Moore's Law fails.

When we ran the planner in early 2002 with the new ITRS 2001 tables, the problem went away. Between 1999 and 2000, a new type of chip-to-chip signaling technology reached the threshold of acceptance and was incorporated into the ITRS 2000 tables. The new technology was Low Voltage Differential Signaling (LVDS, right). Instead of using one wire per bit, LVDS uses two wires driven differentially (+V and -V). The signals are detected by differential amplifiers, where electrical noise cancels. This permits reliable signal recovery at lower power and at higher speed. While LVDS uses twice the pins and wires, the transmission rate becomes scalable with Moore's law. A regular wire is limited to 1 gbit/second whereas a LVDS pair can to 50 gbits/second within the range of projection.



Figure 10: Low Voltage Differential Signaling

No Obvious Winners

No obvious winner emerges from the graph. This is particularly notable because advocates of alternative architectures and packaging styles tout their approaches as being considerably more cost effective than existing systems.

Conclusions

We believe our method has applicability beyond the analysis in this paper. In particular, the ITRS roadmap has adequate predictive power and supercomputer architectures are well enough understood that it is worth the effort to create a roadmap for supercomputer design. Predicting the future is notoriously difficult, as our experience with the change in the ITRS roadmap between 1999 and 2000 illustrated.

We successfully applied optimization techniques to supercomputer architecture. This could be useful in the future.

We conclude that LVDS has a fundamental advantage over pin-and-wire by using a software tool for "scenario analysis" of supercomputer architecture.

There was a widespread belief as recently as 1995, that a petaflop-level computer would be unachievable. This belief is not confirmed.

Future Work

It should be possible to optimize supercomputer for actual applications rather than balance factors. With considerable analysis, one can model the runtime of some "computational kernels" on the abstract hardware like that produced by the planner^[ref 4]. The optimizer could then find the architecture that offers the lowest cost per given speed of solution of some application. If this method could be applied to a weighted mix of applications, this would answer the question of "what machine is best for my applications."

This form of analysis presupposes that computers will be built from the commercial chips covered by the ITRS. It does not account for wafer scale integration or non-CMOS devices. While CMOS technology has a huge maturity advantage over these other technologies, a subsequent analysis should cover them.

References

- 1. Statement of Work for the Sandia Red Storm Computing Capability Development Program Procurement, RFQ Number 2999, Sandia National Laboratories
- 2. ASCI Purple RFP, Lawrence Livermore National Laboratory, http://www.llnl.gov/ASCI/purple/
- 3. 1999 and 2000 International Technology Roadmap for Semiconductors (ITRS), Semiconductor Industries Association (SIA) http://public.itrs.net
- 4. Predictive Performance and Scalability Modeling of a Large-Scale Application, Darren J. Kerbyson, Henry J. Alme, Adolfy Hoisie, Fabrizio Petrini, Harvey J. Wasserman, Michael L. Gittings, Proceedings of Supercomputing 2001.

Appendix

PIM Design Equations

Optimizer inputs: A node is an SMP with n CPU cores.

The chip area from the ITRS is allocated first to n CPU cores. The remaining chip area is divided by the memory density from the ITRS to get the amount of memory per PIM chip.

The signal pins are divided into 6 bundles, all for IPC IO.

DERATED FLOPS IS MINIMUM OF:	EXPLANATION:
n × peak FLOPS per core	CPU FLOPS cannot exceed raw
	capability of CPU cores
ASIC I/O bandwidth	Derate CPU FLOPS as necessary to
IPC IO balance factor	balance IPC IO bandwidth
memory capacity per core	Derate CPU FLOPS as necessary to
memory capacity balance factor	balance memory size

Table 2: PIM Design Equations

Power computed by assuming the chip is x% logic and (100-x)% DRAM. The logic and DRAM scale from current levels by CMOS scaling rules.

NCUBE Design Equations

Optimizer inputs: A node is an SMP with n CPU cores in the ASIC and m DRAM chips; the optimizer picks n and m.

The ASIC's signal pins are divided into 7 bundles: 6 of size \times for IPC IO and one of size y for the memory bus. y = x \times memory bandwidth balance factor / IPC IO balance factor.

Derated Flops is minimum of:	Explanation:
n × peak FLOPS per core	CPU FLOPS cannot exceed raw
· · ·	capability of CPU cores
router chip I/O bandwidth	Derate CPU FLOPS as necessary to
IPC IO balance factor	balance IPC IO bandwidth
<u>m × memory capacity per DRAM</u>	Derate CPU FLOPS as necessary to
memory capacity balance factor	balance memory size
ASIC bus bandwidth	Derate CPU FLOPS as necessary to
memory bandwidth balance factor	balance memory bus bandwidth at
	CPU
<u>m × memory bus bandwidth</u>	Derate CPU FLOPS as necessary to
memory bandwidth balance factor	balance memory bus bandwidth at
-	memories
Table 2: pCLIPE	Decign Equations

Table 3: nCUBE Design Equations

ASIC, DRAM and MPU cost from ITRS

Discrete MPP Design Equations

Optimizer inputs: A node is an SMP with n CPU chips and m DRAM chips; the optimizer picks n and m.

Derated Flops is minimum of:	Explanation:
n × peak FLOPS per CPU chip	CPU FLOPS cannot exceed raw
	capability of CPU cores
router chip I/O bandwidth	Derate CPU FLOPS as necessary to
IPC IO balance factor	balance IPC IO bandwidth
<u>m × memory capacity per DRAM</u>	Derate CPU FLOPS as necessary to
memory capacity balance factor	balance memory size
CPU bus bandwidth	Derate CPU FLOPS as necessary to
memory bandwidth balance factor	balance memory bus bandwidth at
	CPU
<u>m × memory bus bandwidth</u>	Derate CPU FLOPS as necessary to
memory bandwidth balance factor	balance memory bus bandwidth at
-	memories

Table 4: Discrete MPP Design Equations

ASIC \$500, DRAM and MPU cost from ITRS

Distribution:

1 MS	9037	J. C. Berry, 8945	1 MS	0818	P. Yarrington, 9230
1	9019	S. C. Carpenter, 8945	1	0819	R. M. Summers, 9231
1	9012	J. A. Friesen, 8963	1 0820		P. F. Chavez, 9232
1	9012	S. C. Gray, 8949	1	0316	S. S. Dosanjh, 9233
1	9011	B. V. Hess, 8941	1	0316	J. B. Aidun, 9235
1	9915	M. L. Koszykowski, 8961	1	0813	R. M. Cahoon, 9311
1	9019	B. A. Maxwell, 8945	1	0801	F. W. Mason, 9320
1	9012	P. E. Nielan, 8964	1	0806	C. Jones, 9322
1	9217	S. W. Thomas, 8962	1	0822	C. Pavlakos, 9326
1	0824	A. C. Ratzel, 9110	1	0807	J. P. Noe, 9328
1	0847	H. S. Morgan, 9120	1	0805	W.D. Swartz, 9329
1	0824	J. L. Moya, 9130	1	0812	M. R. Sjulin, 9330
1	0835	J. M. McGlaun, 9140	1	0813	A. Maese, 9333
1	0833	B. J. Hunter, 9103	1	0812	M. J. Benson, 9334
1	0834	M. R. Prarie, 9112	1	0809	G. E. Connor, 9335
1	0555	M. S. Garrett, 9122	1	0806	L. Stans, 9336
1	0821	L. A. Gritzo, 9132	1	1110	R. B. Brightwell, 9224
1	0835	E. A. Boucheron, 9141	1	1110	R. E. Riesen, 9223
1	0826	S. N. Kempka, 9113	1	1110	K. D. Underwood, 9223
1	0893	J. Pott, 9123	1	1110	E. P. DeBenedictis, 9223
1	1183	M. W. Pilch, 9133	1	0321	W. Camp, 9200
1	0835	K. F. Alvin, 9142	1	0841	T. Bickel, 9100
1	0834	J. E. Johannes, 9114	1	9003	K. Washington, 8900
1	0847	J. M. Redmond, 9124	1	0801	A. Hale, 9300
1	1135	S. R. Heffelfinger, 9134	1	0139	M. Vahle, 9900
1	0826	J. D. Zepper, 9143			
1	0825	B. Hassan, 9115			
1	0557	T. J. Baca, 9125	1	9018	Central Technical Files,
1	0836	E. S. Hertel, Jr., 9116			8945-1
1	0847	R. A. May, 9126			
1	0836	R. O. Griffith, 9117	2	0899	Technical Library, 9616
1	0847	J. Jung, 9127			
1	0321	P. R. Graham, 9208			
1	0318	J. E. Nelson, 9209			
1	0847	S. A. Mitchell, 9211			
1	0310	M. D. Rintoul, 9212			
1	1110	D. E. Womble, 9214			
1	1111	B. A. Hendrickson, 9215			
1	0310	R. W. Leland, 9220			
1	1110	N. D. Pundit, 9223			
1	1110	D. W. Doerfler, 9224			
1	0847	T. D. Blacker, 9226			

1 0822 P. Heermann, 9227

Software

Note: the C++ software for the Petaflops Planner is included in the document bundle for the Sandia public release only. The actual software would be distributed separately and electronically.

AV.

.

\$

```
// Planner.cpp : Defines the entry point for the console application.
           #include "stdafx.h"
           #include <stdio.h>
#include <math.h>
#include <string.h>
     #include <string.in/
#if __CNUC_ != 0
#include <sys/types.h>
#include <sys/types.h>
#include <malloc.h>
#include <malloc.h</malloc.h>
#include <malloc.h>
#include <malloc.h</malloc.h>
#include <malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.h</malloc.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             // Linux
           #else
#include <malloc.h>
#include <winsock.h>
#endif
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             // Windows
           #define ASSERT(c) if (!(c)) { fprintf(stderr, "assert failed"); fflush(stderr); char *p = NULL; *p++; }
              #define BOOL int
#define FALSE 0
  #define YEAR 2001
char *Index1 = "<font face=arial size=0>";
char *Index1 = "<font face=arial size=2>";
char *Index2 = "<font>";
char *Out1 = "<font face=arial size=2>";
char *Out1 = "<font face=arial size=2>";
char *Out1 = "</font>";
char *Out1 = "</font>";
char *Out1 = "</font>";
char *Out1 = "</font>";
char *Chip2 = "</font>";
char *Chip2 = "</font>";
char *Chip2 = "</font>";
char *Chip2 = "</font>";
char *DRAMColor1 = "#fff80";
char *DCOclor1 = "#fff80";
char *DCOclorB = "#fff80";
char *CPUCOlorB = "#oUf100";
char *DCOclorB = "doUf100";
char *Nout1a = "<font face=arial size=0 color=white>";
char *Nout1 = "<font face=arial size=0 color=white>";
char *Nout1 = "</font face=arial size=2 color=white>";
char *Nout1 = "</font>";
char *navlnk = "white";
char *navlnk = "blue";
char *navlnk = blue";
char *nav
              #define YEAR 2001
              int CS = 3;
int CP = 0;
#define SCALE 3.0
           // speed of external wire compared to local clock
// .5 corresponds to dual-rail signalling at the local clock rate (full speed, but uses 2 pins per bit)
#define BUSFACTOR .5
#define BUSYACION
char *GreekSuffix(double x) {
    static char dope[20](1000);
    static int next = 0;
    static struct g {
        double limit;
        char *format;
        double divide;
    }
}
                                                                                                                                                                                                                                                                                     double divide;
{
    ( 1e-11, "%.21fp", 1e-12, ),
    ( 1e-10, "%.11fp", 1e-12, ),
    ( 1e-9, "%.01fp", 1e-12, ),
    ( 1e-8, "%.01fp", 1e-12, ),
    ( 1e-6, "%.01fn", 1e-9, ),
    ( 1e-7, "%.11fn", 1e-9, ),
    ( 1e-5, "%.01fn", 1e-9, ),
    ( 1e-5, "%.21fu", 1e-6, ),
    ( 1e-3, "%.21fu", 1e-6, ),
    ( 1e-2, "%.21fu", 1e-6, ),
    ( 1e-2, "%.21fu", 1e-3, ),
    ( 1e-1, "%.11fn", 1e-3, ),
    ( 1e-1, "%.11fr", 1e-3, ),
    ( 1e-1, "%.11fr", 1e-3, ),
    ( 1e-1, "%.21fK", 1e3, ),
    ( 1e-3, "%.01fK", 1e3, ),
    ( 1e-5, "%.01fK", 1e3, ),
    ( 1e-7, "%.21fK", 1e3, ),
    ( 1e-7, "%.21fK", 1e6, ),
    ( 1e-7, "%.01fK", 1e-6, ),
    ( 1e-7, "%.01fK", 1e-7, 1e-7, ),
    ( 1e-1, "%.01fK", 1e-7, 1e-7, ),
    ( 1e-14, "%.11fT", 1e-12, ),
    ( 1e-14, "%.11fT", 1e-12, ),
    ( 1e-14, "%.11fT", 1e-12, ),
    ( 1e-14, "%.11fT", 1e-7, 1e-7, ),
    ( 1e-14, "%.11fT", 1e-12, ),
    ( 1e-14, "%.11fT", 1e-7, 1e-7
```

{ le15, "%.OlfT", le12, },
{ le16, "%.2lfP", le15, },
{ le17, "%.1lfP", le15, },
{ le18, "%.OlfP", le15, },); if (x == 0) (sprintf(dope[next%20], "0");
return dope[next+%20]; sprintf(dope[next%20], "%.0le", x);
return dope[next++%20]; } enum CoreType { RISC, VLIW, RED, NCUBE, }; class Ouerv { double PerformanceTarget; CoreType Type; double IO_BytesPerSecondPerFlop1; // per link double IO_BytesPerSecondPerFlop2; double IO_BytesPerSecondPerFlopAll2; double RAM_BytesPerFlop1; double RAM_BytesPerFlop1; double RAM_BytesPerSecondPerFlop2; double RAM_BytesPerSecondPerFlop2; double RAM_BytesPerSecondPerFlop2; double RAM_BytesPerSecondPerFlop2; double RAM_BytesPerSecondPerFlop2; double Realization2; double Year1; public // memorv size // technology realization factor double Year; double Year1; double Year2; int Class; int Units; int Units1; int Units2; int Units2; // 0/1 -> 1 vs. 2 for balance factors // number of CPU cores or chips int Command; int Command; // convert a double, possibly with a GreekSuffix suffix void SD(double &d, char *v) { sscanf(v, *%lf, &d); for (int i = strlen(v); --i >= 0;) (if (v(i) == 'i') continue; else if (v(i) == 'f') d *= le-15; else if (v(i) == 'f') d *= le-2; else if (v(i) == 'n') d *= le-2; else continue; break; } } } // convert an integer, possibly with a GreekSuffix suffix void SI(int &n, char *v) (double d; sscanf(v, *lf*, &d); for (int i = strlen(v); --i >= 0;) (if (v(i) == ' ') continue; else if (v(i) == 'f') d *= le-15; else if (v(i) == 'f') d *= le-2; else if (v(i) == 'n') d *= le-2; else if (v(i) == 'n') d *= le-2; else if (v(i) == 'n') d *= le-6; else if (v(i) == 'n'') d *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'N' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le-6; else if (v(i) == 'P' | 0 *= le else continue; break; n = (int)d;} // construct a query, basing values on a previous submission // construct a query, basing values on a previous submission // performanceTarget = 1e15; Type = RSC; IO_BytesPerSecondPerFlop1 = 2; // per link IO_BytesPerSecondPerFlopAll1 = 2; // all links together IO_BytesPerSecondPerFlopAll2 = .1; RAM_BytesPerFlop1 = .5; // memory RAM_BytesPerFlop2 = .5; RAM_BytesPerFlop2 = .5; RAM_BytesPerFlop2 = 4; // memory bandwidth RAM_BytesPerFlop2 = 4; Realization1 = 1; // memory size // technology realization factor Realization1 = 1; Realization2 = 1; Year = 2010; #if YEAR == 2000 Year1 = 1999; Year2 = 2014; #else Year1 = 2001; Year2 = 2016; #endif Class = 0; Units = 6;

1

```
Units1 = 1;
Units2 = 50;
                                                                                                                      and ≠
                                                                                                 else if (strcmp(n, "a1") == 0) SD(IO_BytesPerSecondPerFlop1, v);
else if (strcmp(n, "a2") == 0) SD(IO_BytesPerSecondPerFlop2, v);
                                                                                                                                                  else if (strcmp(n, *b1^*) == 0) SD(IO_BytesPerSecondPerFlopAll1, v); else if (strcmp(n, *b2^*) == 0) SD(IO_BytesPerSecondPerFlopAll2, v);
                                                                                                                                                   else if (strcmp(n, *c1*) == 0) SD(RAM_BytesPerFlop1, v);
else if (strcmp(n, *c2*) == 0) SD(RAM_BytesPerFlop2, v);
                                                                                                                                                  else if (strcmp(n, "r1") == 0) SD(Realization1, v);
else if (strcmp(n, "r2") == 0) SD(Realization2, v);
                                                                                                                                                  else if (strcmp(n, *Y*) == 0) SD(Year, v);
else if (strcmp(n, *Y1*) == 0) SD(Year1, v);
else if (strcmp(n, *Y2*) == 0) SD(Year2, v);
                                                                                                                                                  else if (strcmp(n, "class") == 0) SI(Class, v);
                                                                                                                                                else if (strcmp(n, *arch*) == 0) {
    if (strcmp(v, *RISC*) == 0) Type = RISC;
    else if (strcmp(v, *VL1W*) == 0) Type = VL1W;
    else if (strcmp(v, *Red*) == 0) Type = RED;
    else if (strcmp(v, *ncUBE*) == 0) Type = NCUBE;
.
                                                                                                                                                  3
                                                                                                                                                  else if (strcmp(n, "u") == 0) SI(Units, v);
else if (strcmp(n, "u1") == 0) SI(Units1, v);
else if (strcmp(n, "u2") == 0) SI(Units2, v);
                                                                                                                                                 }
                                                                                                 }
                                                }
                                                  // output a URL to the connected socket representing this query void OutURL(SOCKET s) ( char buf(1000);
   sprintf(buf,
*/planner?pt=%s&a1=%s&b1=%s&b2=%s&b1=%s&c2=%s&d1=%s&d2=%s&r1=%s&r2=%s&y=%.0lf&y1=%.0lf&y2=%.0lf&class=%d&arch=%s&u=%d&u1=%d&u2=%d&cmd=%s*
                                                                                                                                                 GreekSuffix(PerformanceTarget),
GreekSuffix(IO_BytesPerSecondPerFlop1), GreekSuffix(IO_BytesPerSecondPerFlop2),
GreekSuffix(IO_BytesPerSecondPerFlopAll1), GreekSuffix(IO_BytesPerSecondPerFlopAll2),
GreekSuffix(RAM_BytesPerFlop1), GreekSuffix(RAM_BytesPerFlop2),
GreekSuffix(Realization1), GreekSuffix(Realization2),
                                                                                                GreekSUfrix(Realization), GreekSufrix(Realization),
Year, Year1, Year1, Year2,
Class,
Type == RISC ? "RISC" : Type == VLIW ? "VLIW" : Type == RED ? "Red" : "nCUBE",
Units, Units1, Units2,
"Display");
send(s, buf, strlen(buf), 0);
                                                  3
                                                   // create a string with a URL representing this guery
                                                                      veate a string with a OKL represent:
*OutURL() {
    static char dope[20][1000];
    static int next = 0;
   sprintf(dope[next%20],
*/planner?pt=%s&a1=%s&a2=%s&b1=%s&c2=%s&c1=%s&c2=%s&d1=%s&d2=%s&r1=%s&r2=%s&y=%.01f&y1=%.01f&y2=%.01f&c1ass=%d&arch=%s&u=%d&u1=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=%d&u2=
                                                                                                                                                 GreekSuffix(PerformanceTarget),
GreekSuffix(IO_BytesPerSecondPerFlop1), GreekSuffix(IO_BytesPerSecondPerFlop2),
GreekSuffix(IO_BytesPerSecondPerFlopAll1), GreekSuffix(IO_BytesPerSecondPerFlopAll2),
GreekSuffix(RAM_BytesPerFlop1), GreekSuffix(RAM_BytesPerFlop2),
GreekSuffix(RAM_BytesPerSecondPerFlop1), GreekSuffix(RAM_BytesPerSecondPerFlop2),
                                                                                                                                                  GreekSuffix(Realization1), GreekSuffix(Realization2),
                                                                                                                                                  Vear, Year, Yang, Year, Year, Year, Yang, Year, Y
                                                                                                                                                     "Display");
                                                                                                  return dope[next++%20];
                                                  3
                                                  Outl, Out2, Outl, Out2, Out1, Out2;

fprintf(out, *tr>%serformance target%s/td>%s<input type=text size=8 name=pt

value=\*%s\*>%s%serformanceTarget), Out1, Out2, Out1, Out2, Out1, Out2, Out1, Out2, Out1, Out2);

fprintf(out, *tr>%sprintf(out, *tr>%sData Intensive%s%sFLOPS Intensive%s%th>%sData Strain(), Out2, Out1, Out2);

fprintf(out, *tr>%sData Intensive%s%sFLOPS Intensive%s%th>%sData Strain(), Out1, Out2, Out1, Strain(), Out2, Out1, Out2);

fprintf(out, *tr>%sData Intensive%s%sFLOPS Intensive%s%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th>%th><th %th<<th %th<<th %th<<th %th<<t
  Out2, Out1, Out2);
Out2, Out1, Out2);

fprintf(out, ">$8</>*$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>$8>8>8>8>8<t
 GreekSuffix(RAM_BytesPerPlop2), Out2, Out1, Out2);
fprintf(out, *kSMemory bandwidth%sks<input type=text size=8 name=d1 value=\"%s\">%s%sks<input type=text size=8 name=d2 value=\"%s\">%sks<input type=text size=8 name=d2 value=\"%s\">%sksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksksks<td
```

fprintf(out, "fprintf(out, "%s</>scalation factor%s%s</mout type=text size=8 name=r1 value=\"%s\">%s%s</mout type=text size=8 name=r2 value=\"%s\">%s%s</mout (does from the state of the state

fprintf(out, ">&sProm&>&sFrom&>&sFrom&>&sTom&fprintf(out, "size=8 name=y2 value=\"&d\">&ssexsize=8 name=y2 value=\"&d\">&ssex

if (0) {

fprintf(out, *%sArchitecture:%s%sarchitecture:%sarchitecture:%s%sarchitecture:

Out1,	01	λt2,	Ουτ	1,						
Туре	==	RISC	??	•	checked"			Ħ	•	,
Туре	22 2 2	VLIV	₹?	•	checked*			н	٠	,
Type	==	RED	? "	¢	hecked"	:	н	۲	,	
Type	==	NCUE	3E ?	*	checked	•	;			•
Out21										

fprintf(out, *%sYear:%s%s<input type=text size=8 name=y value=*%d*>%s%sOut1, Out2, Out1, (inf)Year, Out2);fprintf(out, *fprintf(out, *%sUnits:%s<

3

fprintf(out, "</form>%s
\n", Out2);

```
};
struct Curve {
double data[10];
                       char *name;
char *units;
) ITRS2001[][10] = {
                                                                                                                                                                                              // table 0
                                               { ( 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2010, 2013, 2016, }, "year of production", },
{ ( 130, 115, 100, 90, 80, 70, 65, 45, 32, 22, ), "DRAM 1/2 Pitch", "nm", },
{ ( 150, 130, 107, 90, 80, 70, 65, 45, 32, 22, ), "MPU/ASIC 1/2 Pitch", "nm", },
{ ( 90, 75, 65, 53, 45, 40, 35, 25, 18, 13, ), "MPU Printed Gate Length", "nm", },
{ ( 65, 53, 45, 37, 32, 28, 25, 18, 13, 9, ), "MPU Physical Gate Length", "nm", },
                        ),
(
                                                                                                                                                                                              // table 1
                                               { { 0, }, "*, },
                        ),
(
                                                                                                                                                                                             // table 2
                                               { { { 0, } }, **, },
                       },
                                                                                                                                                                                              // table 3
                                               ( { 0, }, "", },
                        },
{
                                               ( ( 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, ), "On-chip Local Clock", "MHz", ),
( ( 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, ), "Chip-to-board (off-chip) speed", "MHz", ),
                       },
{
                                                                                                                                                                                              // table 5
                                               ( { 0, }, **, },
                       },
{
                                               // table 6
( ( 1.1, 1.0, 1.0, 1, .9, .9, 7, .6, .5, .4, ), *Vdd (high performance)*, *v*, ),
                       },
```

class RoadmapBase {

1:

public:

```
double Year;
          double Interpolate(double *vec) {
#if YEAR == 2000
                    static double RoadmapYears[10] = { 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2008, 2011, 2014, };
#else
                     static double RoadmapYears[10] = { 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2010, 2013, 2016, };
#endif
                     if (Year <= RoadmapYears[0]) return vec[0];</pre>
                     for (int i = 0; i < 9; i++)
                               if (Year >= RoadmapYears(i) && Year < RoadmapYears(i+1)) {
                                          double frac = (Year-RoadmapYears(i)) / (RoadmapYears(i+1)-RoadmapYears(i));
return vec[i] * (1.0-frac) + vec[i+1] * frac;
                     return vec[9];
          1
          Curve *D(int Table, int Index) {
return &ITRS2001[Table](Index);
```

```
}
              double Dat(int Table, int Index, int Time) {
    return D(Table, Index)->data[Time];
              }
1.
              double ITRSAtYear(int Table, int Index, double Y) {
    if (Y <= Dat(0, 0, 0)) return Dat(Table, Index, 0);</pre>
                            return (Table, Index, 9);
              }
*/
              double ITRS(char *key, double Y) {
    Curve *c = DByName(key);
    if (c == NULL) return 0.0;
                            return I(c, Y);
              }
              double ITRS(char *key) (
return ITRS(key, Year);
              }
};
class Technology: public RoadmapBase {
public:
                                                                     // transistors (logic) or bits (DRAM)
// square millimeters
// intra-chip clock
// speed to PC board
              virtual double MaxFunctionsPerChip() = 0;
              virtual double MaxFunctionsPerChip() = 0; // transi
virtual double MaxFunctionsPerChip() = 0;
virtual double AcalClock() = 0;
virtual double ChipToBoardFast() = 0;
virtual double Pads() = 0;
virtual double GBitsCm() = 0;
virtual double GBitsCm() = 0;
virtual double GBitsCm() = 0;
virtual double CStlArea() = 0;
virtual double CstlArea() = 0;
                                                                                                                // 1/0 pads
                                                                                                  // if memory -> gigabits per square centimeter
// if memory -> square microns per bit
// cost per functional unit
3:
class ASIC_Class: public Technology {
  public:
              double MaxFunctionsPerChip() {
                                                       // million transistors
#if YEAR == 2000
                           static double data[10] = ( 157, 223, 315, 426, 411, 556, 751, 1852, 4568, 11269, };
#else
                           static double data[10] = { 714, 899, 810, 1020, 1286, 1620, 2041, 4081, 8163, 16326, }; // 2002 1i & 1j
#endif
                           return Interpolate(data);
             }
              double MaxChipSize() { // square millimeters
 #define DIESQMM 1600
#define ASICCOST 2000
#if YEAR == 2000
                            static double data[10] = { 800, 800, 800, 800, 572, 572, 572, 572, 572, 572, };
#else
                            // 2002 li & lj
 #endif
                            return Interpolate(data);
              }
// WRONG!!
              double LocalClock() (
                                                       // megahertz
#if YEAR == 2000
                            static double data(10) = { 1250, 1620, 2100, 2490, 2952, 3500, 4150, 7115, 11050, 14920, };
#else
                            static double data{10} = { 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, }; // 2002 4c & 4d
#endif
                            return Interpolate(data);
              double ChipToBoardFast() {
                                                       // megahertz
#if YEAR == 2000
                           static double data[10] = { 1200, 1386, 1600, 1724, 1857, 2000, 2155, 2655, 3190, 3825, };
#else
                            static double data[10] = { 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, }; // 2002 4c & 4d
 #endif
                           return Interpolate(data);
              double Pads() {
                                                                     // pads
#if YEAR == 2000
                            static double data(10) = { 700, 900, 1100, 1300, 1500, 1700, 1900, 2300, 2700, 3000, };
#else
                           static double data[10] = { 1500, 1600, 1700, 1800, 2000, 2100, 2200, 2400, 2700, 3000, }; // 2002 3a & 3b
#endif
                           return Interpolate(data);
              )
double GBitsCm() { return 0.0; }
double CellArea() { return 0.0;
// No referencable data
// $1000.00 per ASIC
double Cost() { }
                                                        // packaged microcents per transistor
                            return ASICCOST * 100. / MaxFunctionsPerChip();
              char *Name() { return *ASIC*; }
};
class HighPerformanceMPU_Class: public Technology {
public:
              double MaxFunctionsPerChip() { // million transistors
#if YEAR == 2000
```

1.425.22

-

Ŧ

```
29
```

```
static double data(10) = { 61, 86, 122, 173, 244, 345, 488, 1381, 3907, 11052, };
#else
                          static double data(10) = { 276, 348, 439, 553, 697, 878, 1106, 2212, 4424, 8848, }; // 2002 1i & 1j
#endif
                          return Interpolate(data);
             }
             double MaxChipSize() { // million transistors
#if YEAR == 2000
                         static double data[10] = { 310, 310, 310, 325, 340, 356, 372, 427, 489, 561, };
#else
                          #endif
                         return Interpolate(data);
             double LocalClock() {
                                                   // megahertz
#if VEAR == 2000
                          static double data(10) = { 1250, 1620, 2100, 2490, 2952, 3500, 4150, 7115, 11050, 14920, };
#else
                         static double data[10] = { 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, }; // 2002 4c & 4d
#endif
                         return Interpolate(data);
             double ChipToBoardFast() {
                                                   // megahertz
#if YEAR == 2000
                         static double data(10) = { 1200, 1386, 1600, 1724, 1857, 2000, 2155, 2655, 3190, 3825, };
#else
                         static double data(10) = { 1684, 2317, 3088, 3990, 5173, 5631, 6739, 11511, 19348, 28751, }; // 2002 4c & 4d
#endif
                         return Interpolate(data);
             }
//WRONG!!
double Pads() {
#if YEAR == 2000
                                                                // pads
                         static double data[10] = { 700, 900, 1100, 1300, 1500, 1700, 1900, 2300, 2700, 3000, };
#else
                         static double data(10] = { 1500, 1600, 1700, 1800, 2000, 2100, 2200, 2400, 2700, 3000, }; // 2002 3a & 3b
#endif
                         return Interpolate(data);
double HighPerformanceCoreSize() { // million transistors
#if YEAR == 2000
static double data[10] = { 12, 17, 24, 33, 47, 65, 94, 265, 700, 2100, };
"work in progress" with Erik's adjustments from HighPerformanceMPUFunctionsPerChip
                                                                                                                    // derived from Kahng 18 July 2001
static double data(10) = { 24, 33, 47, 65, 100, 150, 200, 600, 1500, 3200, };
Kahng 18 July 2001 "work in progress" with Erik's adjustments from HighPerformanceMPUFunctionsPerChip
#endif
                                                                                                                    // (extended by Erik) derived from
                         return Interpolate(data);
             double GBitsCm() { return 0.0;
            double CellArea() { return 0.0; }
double Cost() {
                                                    // packaged microcents per transistor
#if YEAR == 2000
                         static double data[10] = { 245, 174/**/, 123, 86/**/, 61, 43/**/, 31, 11/**/, 3.8, 1.35/**/, };
#else
                         static double data[10] = { 97, 69, 49, 34, 24, 17, 12, 4.31, 1.52, .54, }; // 2002 7a & 7b
#endif
                         return Interpolate(data);
             char *Name() { return "High Performance MPU"; }
};
class DRAMProductionClass: public Technology {
public
            double MaxFunctionsPerChip() { return MaxChipSize() / CellArea(); }
double MaxChipSize() { '// square millimeters
#if YEAR == 2000
                         static double data[10] = { 131, 129, 127, 141, 157, 175, 147, 205, 191, 268, };
#else
                         static double data[10] = { 127, 100, 118, 93, 147, 116, 183, 181, 239, 238, }; // 2002 1c & 1d
#endif
                         return Interpolate(data);
            }
double LocalClock() { return 0.0; }
double ChipToBoardFast() { return 0.0; }
double Pads() { return 256; }
            double GBitsCm() (
                                      // gigabits/square centimeter
#if YEAR == 2000
                         \texttt{static double data[10] = \{ \ .2, \ .29, \ .42, \ .54, \ .68, \ .87, \ 1.46, \ 2.97, \ 8.99, \ 18.1, \ \};}
#else
                         static double data[10] = { .42, .54, .91, 1.15, 1.46, 1.85, 2.35, 4.75, 14.25, 28.85, }; // 2002 1c & 1d
#endif
                         return Interpolate(data);
             double CellArea() { // square microns
#if YEAR == 2000
                         static double data(10) = { .26, .18, .13, .1, .082, .065, .039, .019, .0064, .0032, };
#else
                         static double data(10) = { .13, .103, .061, .049, .039, .031, .024, .012, .004, .002, }; // 2002 1c & 1d
#endif
                         return Interpolate(data);
             double Cost() {
                                                   // packaged microcents per bit
#if YEAR == 2000
                         static double data[10] = { 15, 10.5/**/, 7.6, 5.3/**/, 3.8, 2.6/**/, 1.9, .675/**/, .24, .085/**/, };
#else
                         static double data[10] = { 7.7, 5.4, 3.8, 2.7, 1.9, 1.4, .96, .34, .12, .042, }; // 2002 7a & 7b
#endif
                         return Interpolate(data):
             ,
char *Name() { return "DRAM Production"; }
};
class DRAMIntroductionClass: public Technology {
public
            double MaxFunctionsPerChip() { return MaxChipSize() / CellArea(); }
double MaxChipSize() { // square millimeters
         == 2000
#if YEAR
                         static double data[10] = { 400, 395, 390, 435, 485, 542, 454, 516, 392, 448, };
#else
                         static double data[10] = { 390, 308, 364, 287, 454, 359, 568, 563, 373, 186, }; // 2002 1e & 1f
#endif
```

```
30
```

```
return Interpolate(data);
                 / double LocalClock() { return 0.0; }
double ChipToBoardFast() { return 0.0; }
double Pads() { return 128; }
                 double GBitsCm() (
                                               // gigabits/square centimeter
 #if YEAR == 2000
                               static double data[10] = { .27, .38, .55, .70, .88, 1.12, 1.89, 3.82, 11.56, 23.25, };
 #else
                               static double data(10) = { .55, .7, 1.18, 1.49, 1.89, 2.39, 3.03, 6.1, 18.42, 37., }; // 2002 1e & 1f
 #endif
                               return Interpolate(data).
                 double CellArea() {
                                            // square microns
 #if YEAR == 2000
                               static double data[10] = { .26, .18, .13, .1, .082, .065, .039, .019, .0064, .0032, );
 #else
                               static double data[10] = { .13, .103, .061, .049, .039, .031, .024, .012, .004, .002, }; // 2002 le & lf
 #endif
                               return Interpolate(data);
 double Cost() {
#if YEAR == 2000
                                              // packaged microcents per bit
                               static double data[10] = { 42, 30/**/, 21, 15/**/, 11, 7.5/**/, 5.3, 1.8/**/, .66, .23/**/, );
 #else
                               static double data(10) = { 21, 14.8, 10.5, 7.4, 5.3, 3.7, 2.6, .93, .33, .12, }; // 2002 le & 1f
 #endif
                               return Interpolate(data);
                char *Name() { return "DRAM Introduction"; }
 };
 // implement the SIA Roadmap for Semiconductors
class Roadmap: public RoadmapBase {
    public.
 public
                ASIC_Class ASIC;
HighPerformanceMPU_Class HighPerformanceMPU;
DRAMIntroductionClass DRAMIntroduction;
                DRAMProductionClass DRAMProduction:
                Roadmap(double y) (
Year = 7
                              ble y) (
Year = y;
ASIC.Year = y;
HighPerformanceMU.Year = y;
DRAMINFroduction.Year = y;
DRAMProduction.Year = y;
                }
 #if 0
                double DRAMHalfPitch() { // nanometers
    static double dataDRAMHalfPitch[10] = { 180, 150, 130, 115, 100, 90, 80, 60, 40, 30, };
    return Interpolate(dataDRAMHalfPitch);
                               map::DRAMCellArea() { // square microns
static double dataDRAMCellArea(10) = { .26, .18, .13, .1, .082, .065, .039, .019, .0064, .0032, };
return Interpolate(dataDRAMCellArea);
                double Roadmap::DRAMCellArea() {
)
double HighPerfarmanceMPUCoreSize() ( // million transistors
static double dataHighPerformanceMPUCoreSize[10] = ( 12, 17, 24, 33, 47, 65, 94, 265, 700, 2100, );
from Kahng 18 July 2001 "work in progress" with Erik's adjustments from HighPerformanceMPUFunctionsPerChip
return Interpolate(dataHighPerformanceMPUCoreSize);
                                                                                                                                                                       // derived
                }
               return Interpolate(dataLocalClock);
                3
               }
               }
#endif
};
class Chip (
               .
Technology *Tech;
public:
               char *Name;
int Number;
               double SqMM;
               int CPUCores
               double FLOPS;
double ClkMHz;
               double BytesDRAM:
               int IOPads3d;
               double IOBandwidth3d.
               int MemPads;
double BusBandwidth;
               double CostPerChip;
              chip();
void SetTech(Technology *t) { Tech = t; SqMM = Tech->MaxChipSize(); CostPerChip = Tech->MaxFunctionsPerChip() * Tech->Cost() /
100.; }
               double HighPerformanceCoreSize() { return Tech != NULL ? Tech->HighPerformanceCoreSize() : 0.0; }
              double HighFeitOfmankeGotoste(, ( double Power() {
    double S = Tech->ITRS('MPU/ASIC 1/2 Pitch") / Tech->ITRS('MPU/ASIC 1/2 Pitch", 1990);
    double Vdd = Tech->ITRS('Vdd (high performance)");
    double ClkRatio = Tech->ITRS('On-chip Local Clock") / Tech->ITRS('On-chip Local Clock", 1990);
    double Pwr = S * Vdd * Vdd / Tech->ITRS('Vdd (high performance)", 1990) / Tech->ITRS('Vdd (high performance)", 1990);

                              double Pwr200X:
```

A state of the state of the

```
double BaseCPU = 100, BaseMem = 1, BaseRouter = 2;
if (CPUCores > 0 && BytesDRAM > 0) {
    Pwr200X = BaseMem * Pwr * ClkRatio / S / S;
        Pwr200X = CPUCores * BaseCPU * Pwr * ClkRatio;
                                     Pwr200X = BaseRouter * Pwr * ClkRatio / S / S;
                                     return Pwr200X;
                   void Print(FILE *) -
 };
Chip::Chip() {
                   Tech = NULL;
                   Name = NULL;
                   Number = 0:
                   SqMM = 0.0:
                   CPUCores = 0;
                   FLOPS = 0.0;
                   ClkMHz = 0.0;
                   BytesDRAM = 0.0;
                   IOPads3d = 0;
IOBandwidth3d = 0.0;
                   MemPads = 0;
                   BusBandwidth = 0.0:
}
void Chip::Print(FILE *out) {
    if (Number == 0) return;
    fprintf(out, *<12>%s</h2>\n*, Name);
    fprintf(out, *Implemented with %s technology<br>\n*, Tech->Name());
                   double S = Tech->ITRS("MPU/ASIC 1/2 Pitch") / Tech->ITRS("MPU/ASIC 1/2 Pitch", 1990);
double Vdd = Tech->ITRS("Vdd (high performance)");
double ClKRatio = Tech->ITRS("on-chip Local Clock") / Tech->ITRS("On-chip Local Clock", 1990);
double Pwr = S * Vdd * Vdd / Tech->ITRS("Vdd (high performance)", 1990) / Tech->ITRS("Vdd (high performance)", 1990);
                   double Pwr200X;
                   double Pwr200X;
double BaseCPU = 100, BaseMem = 1, BaseRouter = 2;
if (CPUCores > 0 && BytesDRAM > 0) {
    Pwr200X = BaseMem * Pwr * ClkRatic / S / S;
        Pwr200X = CPUCores * BaseCPU * Pwr * ClkRatic;
                   )
else if (CPUCores > 0)
Pwr2200X = BaseCPU * Pwr * ClkRatio / S / S;
else if (BytesDRAM > 0)
                                     Pwr200X = BaseMem * Pwr * ClkRatio / S / S;
                   else
                                     Pwr200X = BaseRouter * Pwr * ClkRatio / S / S;
fprintf(out, *1/2 pitch %.01f->%.01f S=%.21f\n*, Tech->ITRS(*MPU/ASIC 1/2 Pitch*, 1990), Tech->ITRS(*MPU/ASIC 1/2 Pitch*), S);
fprintf(out, * Vdd = %.21f ClkRatio = %.01f Power=%s fixed %s grow<br>\n*, Vdd, ClkRatio, GreekSuffix(Pwr * ClkRatio),
GreekSuffix(Pwr * ClkRatio / S / S));
fprintf(out, *%sW<br>\n*, GreekSuffix(Pwr200X));
                   if (Number == 1) fprintf(out, "$%.21f<br>\n", CostPerChip);
else fprintf(out, "$%.21f (%d repetitions of this chip % $%.21f)<br>\n", CostPerChip * Number, Number, CostPerChip);
                   if (SqMM != 0.0) fprintf(out, "%.11f Sq MM<br>\n", SqMM);
                   if (CPUCores != 0) fprintf(out, "%d CPU Cores<br>\n", CPUCores);
if (FLOPS > 1e8) fprintf(out, "%.11f GFLOPS<br>\n", FLOPS/1e9);
else if (FLOPS != 0.0) fprintf(out, "%.11f MFLOPS<br>\n", FLOPS/1e6);
                   if (ClkMHz > 1e2) fprintf(out, "%.11f GHz Clock<br>\n", ClkMHz/1e3);
else if (ClkMHz != 0.0) fprintf(out, "%.11f MHz Clock<br>\n", ClkMHz);
if (BytesDRAM * Number > 2e9) fprintf(out, "%.11f GBytes DRAM (%d repetitions of chip with %.11f MBits)<br/>br>\n", Number *
BytesDRAM/1024./1024./1024./1024./1024.*8);
else if (BytesDRAM != 0.0) fprintf(out, "%.11f MBytes DRAM (%d repetitions of chip with %.11f MBits)<br/>br>\n", Number *
BytesDRAM/1024./1024...Number, BytesDRAM/1024./1024.*8);
                   if (IOBandwidth3d != 0) fprintf(out, *%sBytes/s x 6 I/O bandwidth on %d x 6 pins<br>\n*, GreekSuffix(IOBandwidth3d), IOPads3d);
                   if (BusBandwidth != 0) fprintf(out, "%sBytes/s bus bandwidth on %d pins<br/>br>\n", GreekSuffix(BusBandwidth), MemPads);
                   double PinScale = .075;
                   int TotalPins = (int) (Tech->Pads() * PinScale);
int BusPins = (int) (MemPads * PinScale);
if (BusPins == 0) BusPins++;
int IOPins = (int)(IOPads3d * PinScale);
                   int UnusedPins = TotalPins -BusPins - 6*IOPins;
fprintf(out, *%th>%s%d Pins Max%s\n*, Index1,
                   .
fprintf(out, *\n*);
                   fprintf(out, "fprintf(out, "fprintf(out, "fprintf(out, "</tabe>/td>
 }
```

```
32
```

```
3
```

1.598.2

```
class Picture {
public:
                FILE *out;
                 int CPUChips;
int RamChips;
                 double CPUSz
                double CPOS2;
double DRAMSz;
char *CPUText;
char *DRAMText;
char *PadText;
void Set(FILE *o, int c, int r, double cz, double rz, char *ct, char *rt, char *pt) { out = o; CPUChips = c; RamChips = r; CPUSz =
cz; DRAMSz = rz; CPUText = ct; DRAMText = rt; PadText = pt; }
virtual void Print() = 0;
};
// output HTML for an ASCI Red style node with a CPU and RAM chips class nCUBEPicture: public Picture (
public:
                void Print();
);
void nCUBEPicture::Print() {
                lotute::rrinki; ;
int RAMArray;
for (RAMArray = 1; RAMArray*RAMArray < RamChips; RAMArray++) ;
                fprintf(out, *\n*, PCBColor);
fprintf(out, *\n*, CS, CP, PCBColor);
int CPUEdge = (int)(SCALE * sqrt(CPUSz));
fprintf(out, *\n*, CS, CP);
fprintf(out, *theight=1>fprintf(out, *totslesqrt@dirsqrt@dirsqrt@dirheight=1>sqrt@dirsqrt@dirfprintf(out, *totslesqrt@dirsqrt@dirsqrt@dirfprintf(out, *totslesqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirfprintf(out, *totslesqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt@dirsqrt
                fprintf(out, "\n");
                fprintf(out, "\n", CS, CP);
int DRAMEdge = (int)(SCALE * sqrt(DRAMS2));
fprintf(out, "\n");
if (1) for (int j = 0; j < RAMArray; j++)
fprintf(out, "<td>>inf (1) for (int j = 0; j < RAMArray; j++)
fprintf(out, "<td>>inf (1) for (int j = 0; j < RAMArray; j++)
fprintf(out, "<dd>>ing src=%s height=1 width=1>>
width=1>>/td>>\n", PCBoardGIF, DCBoardGIF, DCBoardGIF);
fprintf(out, "
forintf(out, "\n");
                fprintf(out, "\n");
fprintf(out, "\n");
}
// output HTML for an ASCI Red style node with a CPU and RAM chips
class RedPicture: public Picture (
class R
public:
                void Print();
};
void RedPicture::Print() {
    fprintf(out, "\n", PCBColor); // border
    fprintf(out, "\n", CS, CP, PCBColor); // a/b c
                int CPUArray, aspectratio=3;
for (CPUArray = 1; aspectratio*CPUArray*CPUArray < CPUChips; CPUArray++) ;</pre>
                fprintf(out, *\n", CS, CP);
int CPUEdge = (int)(SCALE * sqrt(DRAMSZ));
                                                                                                                                                // a
fprintf(out, "\n");
                                                                                               // a/b c
                int RAMArray;
for (RAMArray = 1; RAMArray*RAMArray < RamChips; RAMArray++) ;
                fprintf(out, *\n*, CS, CP);
int DRAMEdge = (int)(SCALE * sqrt(DRAMSz));
                                                                                                                                                // c
fprintf(out, "\n");
    if (1) for (int j = 0; j < RAMArray; j++)
        fprintf(out, "<td>int j = 0; j < RAMArray; j++)
        fprintf(out, "<td>int j = 0; j < RAMArray; j++)
        fprintf(out, "<td>int j = 0; j < RAMArray; j++)
        fprintf(out, "<td>int j = 0; j < RAMArray; j++)
        fprintf(out, "<td>int j = 0; j < RAMArray; j++)
        fprintf(out, "</td>
```

s

```
fprintf(out, "\n");
                                                                                                                                                                                                                      // a/b c
int RouterEdge = (int)(SCALE * sqrt(CPUSz));
fprintf(out, "\n"); // b
fprintf(out, "// b
height=1>// b
fprintf(out, "// b
height=1>// b
fprintf(out, "// b
fprintf
 RouterEdge);
RouterEdge);
fprintf(out, "<img src=%s width=1 height=1>img src=%s width=%d height=1>img src=%s width=1
height=1>img src=%s width=1>img src=%s width=1
height=1>img src=%s width=1
height=1>img src=%s width=1
height=1>img src=%s width=1
height=1>img src=%s width=1>img src=%s width=1>img src=%s width=1>img src=%s
                                    fprintf(out, "\n");
fprintf(out, "\n");
                                                                                                                                                                                   // a/b c
// border
3
// output HTML for a PIM type chip
class PIMPicture: public Picture {
public:
                                   void Print();
};
double ChipEdge = sqrt(CPUSz + DRAMSz);
                                   double CPUEdge = sqrt(CPUSz);
double Border = (ChipEdge-CPUEdge)/2;
11
                                    int iPad = 2;
                                    char *fontsize="size=-12 color=green";
                                   double scale = SCALE;
int iEdge = (int)(scale*ChipEdge);
int iCPUEdge = (int)(scale*CPUEdge);
int iBorder = (iEdge - iCPUEdge)/2;
if (iBorder + iBorder + iCPUEdge < iEdge) iCPUEdge++;</pre>
                                    if (out == NULL)
                                                                        return;
                                    ,
fprintf(out, "<img src=black.gif width=%d height=%d>\n"
"<img src=black.gif width=%d height=%d>
                                  iBorder):
                                  /
fprintf(out,"<img src=yellow.gif width=%d height=%d>\n"
"<img src=black.gif width=%d height=%d>
                                    // bottom DRAM region (with CPU legend)
                                    fprintf(out, *<img src=black.gif width=%d height=%d>\n"
"<img src=yellow.gif width=%d height=%d>\n"
"<img src=black.gif width=%d height=%d>\n\n", iPad, iBorder, 2+Units, iEdge, iBorder, iPad,
iBorder);
                                   // 1-pixel bottom line to set spacing
fprintf(out, "to set spacing
for intf(out, "intf(out, "intf(out, "intf(out, "intf(out, "intf(out, intf(out, i
                                                                        int left = i * iCPUEdge / Units;
                                                                        int right = (i+1) * iCPUEdge / Units;
fprintf(out, "<img src=black.gif width=%d height=%d>
                                    ,
fprintf(out, *<img src=black.gif width=%d height=%d>\n"
"<img src=black.gif width=%d height=%d>\n\n\n*, iBorder, iPad, iPad, iPad);
                                   return;
```

.

```
34
```

19

.

.

```
der(SOCKET theclient) {
   send(theclient, "HTTP/1.0 200\r\n", 14, 0);
   send(theclient, "content-type: ", 14, 0);
   send(theclient, "image/gif", 9, 0);
   send(theclient, "image/gif", 2, 0);
   send(theclient, "\r\n", 2, 0);
void GIFHeader(SOCKET theClient)
}
// helper to write a 1x1 pixel gif of a certain color $$\ void SmallGIFHelper(SOCKET theClient, unsigned char *tail) (
             GIFHeader(theClient):
}
// helper to write a 1x1 pixel gif of a certain color
void BigGIFHelper(SOCKET theClient, unsigned char *data, int len) {
    GIFHeader(theClient);
    send(theClient, (char *)data, len, 0);
3
// Plan an MPP in accordance with the query
// return value indicates an impossible design (error)
// return price per node and units per designated overall performance
int FloorPlanner(FILE *out, Query &qx, double &DollarsPerNode, double &UnitsPerPetaFlop) (
             int rval = 0:
                                                                                                          // error
             double I0_BytesPerSecondPerFlop = qx.Class == 0 ? qx.I0_BytesPerSecondPerFlop1: qx.I0_BytesPerSecondPerFlop2; // per link
double I0_BytesPerSecondPerFlopAll = qx.Class == 0 ? qx.I0_BytesPerSecondPerFlopAll1 : qx.I0_BytesPerSecondPerFlopAll2; // all
links together
             double RAM_BytesPerFlop = qx.Class == 0 ? qx.RAM_BytesPerFlop1 : qx.RAM_BytesPerFlop2;
                                                                                                                                                 // memorv
size
             double RAM BytesPerSecondPerFlop = qx.Class == 0 ? qx.RAM BytesPerSecondPerFlop1 : qx.RAM BytesPerSecondPerFlop2;
                                                                                                                                                 // memory
bandwidth
             double Realization = qx.Class == 0 ? qx.Realization1 : qx.Realization2;
             double MemoryDerator = pow(qx.PerformanceTarget/20e12, -.25);
RAM_BytesPerFlop *= MemoryDerator;
             Roadmap v(qx.Year);
             // draw navigation portion
if (out != NULL) {
        fprintf(out, "<html><head><title>%d %s for %d</title></head>\n", qx.Units,
qx.Type == RISC ? "RISC CPU PIM" : qx.Type == VLIW ? "VLIW CPU PIM" : qx.Type == RED ? "CPU Red MPP" : "CPU
Core nCUBE/Blue Light*,
         ntf(out, "\n");
fprintf(out, "\n");
         fprintf (out
11
fprintf(out, "\n");
    fprintf(out, "align=center colspan=2><a href=/index.htm target=query>%sIndex%s</a><br><a
href=/help.htm>%sHelp%s</a>/td><hr, NOut1, NOut2, NOut1, NOut2);</pre>
                          // navigate years
if (qx.Year == qx.Year1)
fprintf(out, "%s---%s", Nout1, Nout2);
                          else (
                                        qx.Year--
                                        fprintf(out, "<a href=%s>%s%d%s</a>", gx.OutURL(), NOut1, ((int)gx.Year), NOut2);
                                        gx.Year++:
                          else {
                                        qx.Year++
                                        fprintf(out, *<a href=%s>%s%d%s</a>\n", gx.OutURL(), NOut1, (int)gx.Year,
NOut2):
                                       qx.Year--;
                          )
                          // navigate units
if (qx.Units = qx.Units)
fprint(out, *%s---%s*, Nout1, Nout2);
                          else (
                                        qx.Units--;
fprintf(out, *<a href=%s>%s%d<br>CPUs%s</a>*, qx.OutURL(), NOut1, qx.Units,
NOut2);
                                        ax.Units++:
                           else (
                                       qx.Units++;
fprintf(out, "<a href=%s>%s%d<br>CPUs%s</a>\n", qx.OutURL(), NOut1, qx.Units,
NOut2);
                                       qx.Units--;
                          }
                           // navigate architectures
fprintf(out, "");
                           CoreType csave = qx.Type;
if (csave != RISC) {
                                        qx.Type = RIS
fprintf(out,
                                                = RISC:
                                                       "<a href=%s>%sRISC%s</a>", qx.OutURL(), NOut1, NOut2);
                          ,
else
                                        fprintf(out, "%sRISC%s", NOut1y, NOut1, NOut2);
                          if (csave '= VLTW) {
```

```
qx.Type = VLIW;
fprintf(out, "<a href=%s>%sVLIW%s</a>", qx.OutURL(), NOut1, NOut2);
                           ,
else
                                               fprintf(out, "%sVLIW%s*, NOutly, NOutl, NOut2);
                           if (csave != RED) {
                                              : RED) {
qx.Type = RED;
fprintf(out, "<a href=%s>%sRED%s</a>", qx.OutURL(), NOut1, NOut2);
                           élse
                                               fprintf(out, "%sRED%s", NOutly, NOutl, NOutl);
                           qx.Type = NCI
fprintf(out,
                                                                    "<a href=%s>%snCUBE%s</a>", qx.OutURL(), NOut1, NOut2);
                           else
                                               fprintf(out, "%snCUBE%s", NOutly, NOutl, NOut2);
                          qx.Type = csave;
fprintf(out, "\n");
fprintf(out, "\n");
fprintf(out, "\n");
fprintf(out, "\n");
}
                          fprintf(out, "\n");
     Technology &DRAMTech = y.DRAMProduction;
double DRAMSizeSQMM = DRAMTech.MaxChipSize();
double pRAMGBitsCm = DRAMTech.GBitsCm();
double DRAMCostPerBit = DRAMTech.Cost();
double DRAMCostPerBit = DRAMSizeSQMM / 100.0 * DRAMGBitsCm * 1024. * 1024. * 1024.;
double DRAMCost = BitsDRAM * DRAMCostPerBit / 1000000. / 100.;
      Technology &CustomChipTech = y.ASIC;
double CustomChipSgMM = CustomChipTech.MaxChipSize();
double CustomChipMTransistorCellSize = CustomChipTech.MaxChipSize() / (CustomChipTech.MaxFunctionsPerChip() * Realization);
      Technology &MPUTech = y.HighPerformanceMPU;
double MPUCost = MPUTech.Cost() * MPUTech.MaxFunctionsPerChip() / 100.;
       // these will be the chips
      // these will be
Chip CPUChip;
Chip MemChip;
Chip RouterChip;
                                             Picture *Table;
      // engineering parameters for a PIM with a RISC or VLIW CPU
if (qx.Type == RISC || qx.Type == VLIW) {
        CPUChip.Name = *PIM*;
        CPUChip.SetTech(%CustomChipTech);
        CPUChip.Number = 1;
                          CPUChip.ClkMHz = CustomChipTech.LocalClock();
CPUChip.FLOPS = CPUChip.ClkMHz * qx.Units * (qx.Type == VLIW ? 2 : 1) * 1e6;
CPUChip.CPUCores = qx.Units;
                          CPUChip.IOPads3d = (int)(CustomChipTech.Pads() / 6.);
CPUChip.IOBandwidth3d = CustomChipTech.ChipToBoardFast() * CPUChip.IOPads3d / 8.0 * 1000000.;
                          double CPUSizeSaMM = (ax.Type == VLIW ? 12000000 : 3000000)/1000000.0 * ax.Units * CustomChipMTransistorCellSize:
                          // calculate max DRAM area
double flopsFromIOBytes = CPUChip.IOBandwidth3d / IO_BytesPerSecondPerFlop;
double BytesDRAMFromIOBytes = FlopsFromIOBytes * RAM_BytesPerFlop;
double BitsDRAMFromIOBytes = BytesDRAMFromIOBytes * 8;
double DRAMSizeSQMMFromIOBytes = BitsDRAMFromIOBytes * DRAMTech.CellArea() / 1000000.;
                          double DRAMSizeSqMM = CustomChipSqMM - CPUSizeSqMM;
if (DRAMSizeSqMM < 0.0) DRAMSizeSqMM = 0.0;
if (DRAMSizeSqMM = DRAMSizeSqMMFromIOBytes)
DRAMSizeSqMM = DRAMSizeSqMMFromIOBytes;
                          CPUChip.SqMM = CPUSizeSqMM + DRAMSizeSqMM;
                                                                                                          // update this parameter
                          double OBitsDRAM = DRAMSizeSqMM * 1000000.0 / DRAMTech.CellArea();
double BitsDRAM = DRAMSizeSqMM/100*DRAMTech.GBitsCm() * 1e9;
CPUChip.BytesDRAM = BitsDRAM / 8.0;
                          CPUChip.BusBandwidth = CPUChip.FLOPS * RAM_BytesPerSecondPerFlop;
                           // derate
                           double DeratedFlops = CPUChip.FLOPS;
                          double DeratedFlops = CPUChip.FLOPS;
if (DeratedFlops > CPUChip.IoBandwidth3d / IO_BytesPerSecondPerFlop)
DeratedFlops = CPUChip.IoBandwidth3d / IO_BytesPerSecondPerFlop;
if (DeratedFlops = CPUChip.BytesDRAM / RAM_BytesPerFlop;
DeratedFlops = CPUChip.BytesDRAM / RAM_BytesPerFlop;
if (DeratedFlops = CPUChip.BytesDRAM / RAM_BytesPerSecondPerFlop)
DeratedFlops = CPUChip.BytesDRAM / RAM_BytesPerSecondPerFlop;
                          CPUChip.IOBandwidth3d = DeratedFlops * IO_BytesPerSecondPerFlop;
CPUChip.IOPads3d = 1+(int)(CPUChip.IOBandwidth3d / 1000000. * 8. / CustomChipTech.ChipToBoardFast());
                          CPUChip.BytesDRAM = DeratedFlops * RAM_BytesPerFlop;
DRAMSizeSQMM = CPUChip.BytesDRAM * 8. * DRAMTech.CellArea() / 1000000.;
                           DollarsPerNode = CPUChip.CostPerChip;
                          Table = new PIMPicture();
Table->Set(out, qx.Units, 1, CPUSizeSgMM, DRAMSizeSgMM, "cpu", "dram", "pad");
if ((CPUChip.BytesDRAM + MemChip.BytesDRAM) <= 0.0)</pre>
                                              rval = 1;
      }
```

```
// Divide I/O pins into 6 IPC links plus a memory interface
CPUChip.SetTech(&MPUTech);
MemChip.SetTech(&DRAMTech);
                                     RouterChip.SetTech(&CustomChipTech);
                                     CPUChip.Number = qx.Units;
CPUChip.ClkMHz = MPUTech.LocalClock() * Realization;
                                    // estimate performance for a state-of-the art MPU
// assume some number of single issue cores @ 6 million transistors or double issue cores @ 30 million
double cs = MPUTech.HighPerformanceCoreSize();
CPUChip.FLOPS = MPUTech.LocalClock() * Realization * 1000000.;
                                     if (cs > 40) (
                                                      CPUChip.CPUCores = (int)cs/30;
CPUChip.FLOPS *= CPUChip.CPUCores * 2;
                                    ,
else {
                                                      CPUChip.CPUCores = (int)cs/6;
CPUChip.FLOPS *= CPUChip.CPUCores;
                                     ٦
                                    RouterChip.IOPads3d = (int)(CustomChipTech.Pads()/7.);
RouterChip.MemPads = (int)(CustomChipTech.Pads() - RouterChip.IOPads3d * 6);
RouterChip.IOBandwidth3d = CustomChipTech.ChipToBoardFast() * Realization * RouterChip.IOPads3d * BUSFACTOR / 8.0 *
1000000.;
                                     RouterChip.CostPerChip = 500.00;
                                    Routerchip.Number = 1;
double MaxFLOPSFromIO = RouterChip.IOBandwidth3d / IO_BytesPerSecondPerFlop;
                                    CPUChip.MemPads = {int)MPUTech.Pads();
CPUChip.BusBandwidth = CPUChip.MemPads * MPUTech.ChipToBoardFast() * Realization * BUSFACTOR / 8. * 1000000.;
                                    MemChip.MemPads = (int)DRAMTech.Pads();
MemChip.BusBandwidth = MemChip.MemPads * MPUTech.ChipToBoardFast() * Realization * BUSFACTOR / 8. * 1000000.;
MemChip.BytesDRAM = BitsDRAM / 8.0;
double MaxFLOPSFromBus = min(CPUChip.BusBandwidth, MemChip.BusBandwidth) / RAM_BytesPerSecondPerFlop;
 17
                                     double DeratedFlops = 0.0;
                                                      }
                                                      }
                                    }
                                    DollarsPerNode = CPUChip.CostPerChip * qx.Units + DRAMCost * MemChip.Number + RouterChip.CostPerChip;
                                    RouterChip.IOBandwidth3d = DeratedFlops * IO_BytesPerSecondPerFlop;
RouterChip.IOPads3d = (int)(RouterChip.IOBandwidth3d / 1000000. * 8. / BUSFACTOR / MPUTech.ChipToBoardFast() /
Realization);
                                    Table = new RedPicture();
                                    Table->Set(out, qx.Units, MemChip.Number, MPUTech.MaxChipSize(), DRAMSizeSqMM, *cpu*, *dram*, *pad*);
                  }
                       engineering parameters for an ASCI Blue Light style node
                  else {
                                    CPUChip.Name = "ASIC";
MemChip.Name = "DRAM";
                                    CPUChip.SetTech(&CustomChipTech);
                                    CPUChip.SetTech(&CustomChipTech);
MemChip.SetTech(&DRAMTech);
CPUChip.Number = 1;
CPUChip.ClKMHz = CustomChipTech.LocalClock() * Realization;
CPUChip.CLKMHz = CustomChipTech.LocalClock() * Realization;
CPUChip.CPUCores = qx.Units;
RAM_BytesPerSecondPerFlop);
double FracPinsToIO = 1. - FracPinsToMemory;
                                     double FracPinsToMemory = RAM_BytesPerSecondPerFlop/(max(IO_BytesPerSecondPerFlop * 6., IO_BytesPerSecondPerFlopAll) +
CPUChip.IOPads3d = (int)(CustomChipTech.Pads()*FracPinsToIO/6. + .5);

CPUChip.IoBandwidth3d = CustomChipTech.ChipToBoardFast() * Realization * CPUChip.IoPads3d / 8.0 * 1000000.;

CPUChip.MemPads = (int)(CustomChipTech.Pads()*FracPinsToMemory + .5);

CPUChip.BusBandwidth = CustomChipTech.Pads() * CustomChipTech.ChipToBoardFast() * Realization * BUSFACTOR *

FracPinsToMemory / 8.0 * 1000000.;
                                    MemChip.MemPads = (int)DRAMTech.Pads();
MemChip.BusBandwidth = MemChip.MemPads * MPUTech.ChipToBoardFast() * Realization * BUSFACTOR / 8. * 1000000.;
MemChip.BytesDRAM = BitsDRAM / 8.0;
                                                      {
                                                                        }
                                                      )
                                    }
```

DollarsPerNode = CPUChip.CostPerChip + MemChip.Number * DRAMCost; // if the specified number of units exceeds the capacity of the ASIC, drop out of the optimization if (qx.Units * 30. > CustomChip9qMM / CustomChipMTransistorCellSize) DollarsPerNode = 1e200; Table = new nCUBEPicture(); Table->Set(out, 1, NemChip.Number, CustomChipTech.MaxChipSize(), DRAMTech.MaxChipSize(), "cpu", "dram", "pad"); 3 if (DeratedFlops > (CPUChip.BytesDRAM + MemChip.BytesDRAM * MemChip.Number) / RAM_BytesPerFlop) {
 DeratedFlops = (CPUChip.BytesDRAM + MemChip.BytesDRAM * MemChip.Number) / RAM_BytesPerFlop;
 why = "RAM"; , if (DeratedFlops > CPUChip.BusBandwidth / RAM_BytesPerSecondPerFlop) { DeratedFlops = CPUChip.BusBandwidth / RAM_BytesPerSecondPerFlop; why = "CPU Bus"; , if (MemChip.Number > 0 && DeratedFlops > MemChip.BusBandwidth * MemChip.Number / RAM_BytesPerSecondPerFlop) { DeratedFlops = MemChip.BusBandwidth * MemChip.Number / RAM_BytesPerSecondPerFlop; why = "Mem Bus"; , UnitsPerPetaFlop = gx.PerformanceTarget/DeratedFlops; if (out != NULL) (11 11 "\$%s
" *\$\$sebr>" "%.Olf nodes
" "%s FLOPS
" "limited by %s%s\n", NOutla, GreeKsuffix(DollarsPerNode * UnitsPerPetaFlop), UnitsPerPetaFlop, GreeKsuffix(qx.PerformanceTarget), why, NOut2); 11 int skew = 3; int thsize = 50; if (1) { double Cost = DollarsPerNode * UnitsPerPetaFlop; double x = sqrt(Cost/7.75e6); double scale = thsize / (x + 1); fprintf(out, "\n"); fprintf(out, "%sSystem
br>Cot%s\n", (int)(scal * x), (int)(skew * scale * x), Nout), Nout2); fprintf(out, "\n", (int)(scale * x), Nout1, Nout2); fprintf(out, "%sRed
Storm%s\n", (int)(scale), (int)(skew * scale), Nout1, Nout2); fprintf(out, "\n", (int)(scale), (int)(skew * scale), Nout1, Nout2); if (1) { double TotalW = 0.0; if (CPUChip.Number > 0) TotalW += CPUChip.Number * CPUChip.Power(); if (MemChip.Number > 0) TotalW += MemChip.Number * MemChip.Power(); TotalW += Kemchip.Number * Kemchip.Power(); if (RouterChip.Number > 0) TotalW += RouterChip.Number * RouterChip.Power(); TotalW *= UnitsPerPetaFlop; double x = sqrt(TotalW/1.55e6); double scale = thsize / (x + 1); fprintf(out, "\n"); fprintf(out, "tr>simg alt=%sW src=pwr.gif width=%d height=%d>%sTotal
Power%sfprintf(out, "\n", GreekSuffix(TotalW), (int)(scale * x), (int)(skew * scale * x), Noutl, Nout2); fprintf(out, "tr>ing alt=%sW src=pwr2.gif width=%d height=%d>%sRed
Storm%s%sRed
Storm(s*ing alt=%sW scale, Noutl, Nout2); fprintf(out, "tr>ing alt=%sW scale), Noutl, Nout2); fprintf(out, "tr>ing alt=%sW scale), Noutl, Nout2); fprintf(out, ""1.56%", (int)(scale), (int)(skew * scale), Noutl, Nout2); fprintf(out, ""1.56%", (int)(scale), (int)(skew * scale), Noutl, Nout2); fprintf(out, ""1.56%", "1.56\%", "1.56\%", "1.56\%", ") if (0) { double Uptime = 40.0 * 100 / UnitsPerPetaFlop; double x = sort(Uptime); double scale = thsize / (x + 1); scale *= 1.5; NOut1, NOut2); #ddf; Nddf; N } fprintf(out, "/n*);
fprintf(out, "/table>/n*);
fprintf(out, "/int/",
fprintf(out, "\n');
fprintf(out, "\n');
fprintf(out, "\n');
fprintf(out, "\n');
fprintf(out, "\n');
fprintf(out, "//www.sandia.gov/partnerships/\">\n');
fprintf(out, "\n');
fprintf(out, "//www.sandia.gov/partnerships/\">\n');
fprintf(out, "\n');
fprintf(out, "//www.sandia.gov/partnerships/\">\n');
fprintf(out, "/ 11 11

- HE 1 (17)

fprintf(out, "\n"); fprintf(out, "\n"); fprintf(out, "
 if value (out, "\n"); fprintf(out, "<tuble border=\"0\" width=\"100%%\" align=\"center\" valign=\"top\" cellspacing=\"0\" cellpadding=\"0\">\n"); fprintf(out, "<tuble border=\"0\" width=\"100%%\" align=\"center\" valign=\"top\" cellspacing=\"0\" cellpadding=\"0\">\n"); fprintf(out, "<tuble border=\"0\" width=\"100%%\" align=\"center\" valign=\"top\" cellspacing=\"0\" cellpadding=\"0\">\n"); fprintf(out, "<tuble border=\"0\" width=\"183\" height=\"26' hspace=\"0\" vspace=\"4\" alt=\"Programs\">

 if printf(out, "<tuble border=\"0\" width=\"183\" height=\"26' hspace=\"0\" vspace=\"4\" alt=\"Programs\">

 if printf(out, "cing src="petaflopsplanner gif\" width=\"183\" height=\"26' hspace=\"0\" vspace=\"4\" alt=\"Programs\">

 if printf(out, "<tuble valign=\"top\">\n"); fprintf(out, "<tuble valign=\"top\">\n"); fprintf(out, "center\"); fprintf(out, "center\")</tuble valign=\"top\">\n"); fprintf(out, "center\"); fprintf(out, "ctr><tuble collspan=\"2\">\n"); fprintf(out, "\n"); fprintf(out, "\n"); fprintf(out, "ctr><tuble collspan=\"2\">\n"); fprintf(out, //fprintf(out, "body"); fprintf(out, "<center>%sSilicon Area Floorplan%s</center>\n", Index1a, Index2); Table->Print(); int w = 12; int h = 6; char *b = "x"; fprintf(out, *tot, **8%d x %d x %d System%sfprintf(out, **, fprintf(out, **, for int i = 0; i < n; i++) {
 fprintf(out, *<tr>fprintf(out, **, for int i = 0; j < n - i - 1; j++)
 fprintf(out, *<tr>for int i = 0; j < n - i - 1; j++)
 fprintf(out, *<tr>for int i = 0; j < n - i - 1; j++)
 fprintf(out, *<tr>for int j = 0; j < n - i - 1; j++)
 fprintf(out, *<tr>for int j = 0; j < n - i - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 fprintf(out, **, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < n - 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < 1; j++)
 fprintf(out, *<td>*, b, w, h);
 if (1) for (int j = 0; j < 1; j++)
 fprintf(out, *<td>*, b, w, h);
 fprintf(out, *fprintf(out, * char *b = "x"}
if (1) for (int i = 0; i < n; i++) {
 fprintf(out, "<tr>');
 if (1) for (int j = 0; j < n; j++)
 fprintf(out, "<td>>-img src=%sf.gif width=%d height=%d>'', b, w, h);
 if (1) for (int j = 0; j < n - i - 1; j++)
 fprintf(out, "<td>>-img src=%se.gif width=%d height=%d>'', b, w, h);
 fprintf(out, ">-img src=%se.gif width=%d height=%d>'', b, w, h);
 fprintf(out, " /
fprintf(out, *\n*);
fprintf(out, *\n"); } fprintf(out, "%s\n", Index1); #define COST 0 #define SAGE 0 #define EXTPERF 0 #define POWER 1 #if cost 11 8 #if COST // {
 fprintf(out, "<h2>Cost</h2>\n");
 if (CPUChip.Number > 0) fprintf(out, "\$%.21f %s (%d x \$%.21f)
\n", CPUChip.Number * CPUChip.CostPerChip);
 if (MemChip.Number, CPUChip.CostPerChip);
 if (MemChip.Number > 0) fprintf(out, "\$%.21f %s (%d x \$%.21f)
\n", MemChip.Number * MemChip.CostPerChip);
 if (MemChip.Number, MemChip.CostPerChip);
 if (MemChip.Number, MemChip.CostPerChip);
 if (Number, Number, Number, S%.21f %s (%d x \$%.21f)
\n", RouterChip.Number * RouterChip.Number * RouterChip.CostPerChip);
 if (RouterChip.Number, SouterChip);
 fprintf(out, "\$%.21f %s (%d x \$%.21f)
\n", RouterChip.Number * RouterChip.CostPerChip);
 fprintf(out, "S%.21f chip per node total
\n", CPUChip.Number * CPUChip.CostPerChip + MemChip.Number
* MemChip.CostPerChip + RouterChip.Number * RouterChip.CostPerChip);
 // } 11 } #endif #if SAGE 11 { fprintf(out, "<h2>Sage Performance</h2>\n"); // parameters // parameters double E = (MemChip.Number * MemChip.BytesDRAM + CPUChip.BytesDRAM)/100000; // points per PE double P = UnitsPerPetaFlop; // number of PEs double L = pow(E * P, 3333); // points on side of cube fprintf(out, *%s points per PE; %s PEs; %s points per side
/n*, GreekSuffix(E), GreekSuffix(P), GreekSuffix(L)); double SurfaceZ = min(L*L, E/2);// points on Z surface // points on Y surface // points on Y surface // points on X surface double SurfaceY = 2*L; double SurfaceX = 4; fprintf(out, "%sx%sx%s slab
br>\n",GreekSuffix(SurfaceZ), GreekSuffix(SurfaceZ), GreekSuffix(SurfaceZ)); double PSMP = qx.Units; // processors in SMP double CL = 1; // communications links per node fprintf(out, "%s processors per SMP; %s links between PEs
n*,GreekSuffix(PSMP), GreekSuffix(CL)); // MPI Latency at 2 nanoseconds plus 5000 clock cycles // bit backicy at a hanoseconds yies 3000 clock cycles // adjust for distance 0 2 ns/foot plus 20 clock cycles per hop double MPILatency = 2e-9 + 5000/CPUChip.ClkMHz/le6; double MPIBandwidth = RouterChip.IOBandwidth3d + CPUChip.IOBandwidth3d; // Inter CPU latency at 2000 clock cycles
double LocalLatency = 2000/CPUChip.ClkMHz/le6; // latency for a message of size S
#define Lc1(S) ({S}<64 ? 4.8e-6 : (S)<=256 ? 4.9e-6 : (S)<=8192 ? 13.5e-6 : 23.2e-6)</pre>

#define Lc2(S) ((S)<54 ? 6.10e-6 : (S)<=512 ? 6.44e-6 : 13.8e-6)
#define Lc(S, P) ((P)<=4 ? Lc1(S) : Lc2(S))</pre> // time per byte for a mesage of size S
#define Bclinv(S) ((S)<64 ? 0 : (S)<=256 ? 13.9e-9 : (S)<=8192 ? 1.04e-9 : 1.37e-9)
#define Bc2inv(S) ((S)<64 ? 0 : (S)<=512 ? 12.2e-9 : 8.30e-9)
#define Bcinv(S, p) ((P)<=4 ? Bclinv(S) : Bc2inv(S))</pre> double MPIReal8 = 8; double MPIInt = 4; // Tcomp is the grid time
// someday this should distinguish between cache and main memory
#define Tcomp(E) ((.36/13500.*CPUChip.ClkMHz/500)*E) // Memory contention -- what is this?
#define Tmem(P) ((P) <= 2 ? 1.8e-6 : 4.8e-6)</pre> // formulas
// communications time of a message of size S
#define Tcomm(S, P) (Lc(S, P) + S * Bcinv(S, P)) // topology dependent: not logarithmic in a mesh
#define Tallreduce(P) (120*2*log(P)/log(2)*Tcomm(4, P)) #define Tmemcon(P, E) (E)*Tmem(P) // this is something like the number of PEs on the surface of a subgrid
// these could all be contending for a grid link
#define PEsurface 12 #define C(P, E) min(max(L*L/CL/PEsurface, 1), PSMP/CL) #define TGSComm(P, E) (C(P, E) * \ 11 } #endif
#if EXTPERF 11 8 fprintf(out, "<h2>Application Performance</h2>\n"); FILE *f = fopen("arch.bat", "w+");
if (f == NULL) fprintf(out, "couldn't write arch.bat
>\n"); else { fprintf(f, "dir/b > arch.out\n"); fprintf(f, "rem <bytes>%.51e</bytes>\n", (MemChip.Number * MemChip.BytesDRAM + CPUChip.BytesDRAM));
tprintf(f, "rem <nodes>%.51e</hocdes>\n", UnitsPerPetaFlop);
tprintf(f, "rem <pump>%d</pump>\n", qx.Units);
tprintf(f, "rem <mplatency>%.51e</mplatency>\n", 2e-9 + 5000/CPUChip.ClkMHz/1e6);
tprintf(f, "rem <mplatency=%.51e</mplaytetime>\n", RouterChip.IOBandwidth3d + CPUChip.IOBandwidth3d); fclose(f); UINT rc = WinExec("arch.bat", SW_SHOWNORMAL); if (rc <= 31) fprintf(out, "error: return code %d from subjob
\n", rc); else { else { fprintf(out, "\n");
char buf[500]; int r: int r; while ((r = fread(buf, 1, 500, f)) > 0) { fwrite(buf, 1, r, out); ,
fprintf(out, "\n"); /* else { int len = ftell(f);
fprintf(out, "successfully read %d bytes
\n", len); */ fclose(f); 3 } 11 } #endif 11 5 #if POWER fprintf(out, "<h2>Power</h2>\n"); double TotalW = 0.0; if (CPUChip.Number > 0) { fprintf(out, "%sW %s (%d x %sW)
\n", GreekSuffix(CPUChip.Number * CPUChip.Power()), CPUChip.Name, forintf(out, "%sW %s (%d x %sW)
\n", GreekSuffix(CPUChip.Number * CPUChip.Power()), CPUChip.Name, CPUChip.Number, GreekSuffix(CPUChip.Power())); TotalW += CPUChip.Number * CPUChip.Power();) ((MemChip.Number > 0) (fprintf(out, *\$sW %s (%d x %sW)
\n*, GreekSuffix(MemChip.Number * MemChip.Power()), MemChip.Name, MemChip.Number, GreekSuffix(MemChip.Power())); TotalW += MemChip.Number * MemChip.Power(); } if (RouterChip.Number > 0) { fprintf(out, "%8W %s (%d x %sW)
\n", GreekSuffix(RouterChip.Number * RouterChip.Power()), RouterChip.Name, RouterChip.Number, GreekSuffix(RouterChip.Power()); TotalW += RouterChip.Number * RouterChip.Power();

}
fprintf(out, "----------cbr>%.21fW per node total
\n", TotalW);
fprintf(out, "%sW IC power for %d nodes
\n", GreekSuffix(TotalW * (int)UnitsPerPetaFlop), (int)UnitsPerPetaFlop);
fprintf(out, "%sW est. total (2x)
\n", GreekSuffix(TotalW * (int)UnitsPerPetaFlop * 2));
//)

	x
	fprintf{out, "%s%s\n", Index2, Index1);
	CPUChip.Print(out);
	fprintf{out, "%s%s\n", Index2, Index1};
	MemChip.Print(out);
	<pre>fprintf(out, "%s%s\n", Index2, Index1);</pre>
	RouterChip.Print(out);
	<pre>fprintf(out, "%s\n", Index2);</pre>
	<pre>fprintf(out, "\n"); // basic page layout</pre>
	fprintf(out, "\n"); // basic page layout fprintf(out, " \n");
fprintf(out,	"
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	<pre>'\n');</pre>
fprintf(out,	"\n");
fprintf(out,	<pre>"<!-- body ends here-->\n");</pre>
fprintf(out,	"\n");
fprintf(out,	
fprintf(out,	
fprintf(out,	
fprintf (out,	<pre>"<nt width="\'100%*("">\n"); ">="""</nt></pre>
fprintf(out,	$\langle n \rangle$;
fprintf(out,	<pre></pre>
fprintf(out,	$\langle c_1 a_1 g_1 - \langle c_2 c_2 \rangle \langle c_1 f_1 \rangle$
forintf(out,	<pre>>table boders'*0)* width=\'140(>(n); *table boders'*0)* width=\'140(>(n);</pre>
fprintf (out	<pre>>table bounder= (of which = 120) * valign= ("top) * >\n") ·</pre>
fprintf (out	<pre><tai:gita:(control 0="</td" ==""></tai:gita:(control></pre>
fprintf(out)	d = d = d = d = d = d = d = d = d = d =
fprintf(out,	"
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	<pre>" >\n");</pre>
fprintf(out,	"\n");
fprintf(out,	"\n");
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	"\n");
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	("a");
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	<pre>"\n");</pre>
fprintf(out,	<pre><center>\n");</center></pre>
forintf(out,	The Intel a story space to top of page(42 (n'); the break bitter (these randia contactions and comparts (as 11) n');
forintf(out,	<pre><a http:="" leeuwak.ntm="" www.sandia.gov="">guestons and comments/a/ [] (b'); */a http://www.sandia.gov/dis.htm/*sathouwladoment and Disclaimer/las/(aptars/ifonts);');</pre>
forintf(out)	<pre>>> Intr=_http://www.salada.gov/als.new/ /acknowledgment and Disclaimet//ac/(celter/(font/(f))) *</pre>
forintf (out	
forintf (out	<pre>''''''''''''''''''''''''''''''''''''</pre>
fprintf(out)	"\n").
fprintf(out.	<pre></pre> //tml>/n");
fprintf(out.	"\n");
)	

delete Table; return rval;

}

#endif

11 11

int Summary(FILE *index, Query &qx, int doit) {

int Summary(FLE *index, Query &qx, int doit) {
 fprintf(index, *thm)>chead>tille>Fetaflops Planner</tille>tille>tille>Fetaflops Planner</tille>tille>tille>Fetaflops Planner</tille>tille>tille>Fetaflops Planner</tille>tille>tille>Fetaflops Planner</tille>tille>tille>tille>Fetaflops Planner</tille>tille<tille>tille>t

```
fprintf(index, "<hr>\n");
fprintf(index, "
fprintf(index, "
fprintf(index, "\n");
    iprint(index, "<td\n');
// fprintf(index, "body");
if (doit != 0) {
    fprintf(index, "\n");
               for (qx.Class = 0; qx.Class < 2; qx.Class++) {</pre>
                             fprintf(index, "\n");
fprintf(index, "%s%s%s
               "%sYear%s%sRISC<br>FIM%s%sVLIW<br>FIM%s%sRed<br>Storm%s%snCUBE<br>BG/L%sOut1, qx.Class == 0 ? "Data Intensive" : "FLOPS Intensive", Out2, Out1, Out2, Out1, Out2, Out1, Out2, Out1,
Out2, Out1, Out2, Out1, Out2);
for (qx.Year = qx.Year1; qx.Year <= qx.Year2; qx.Year += 1.0) {
                                            fprintf(stderr, "%d ", (int)qx.Year);
                                            int BestCPUs[4];
                                            double BestCost[4];
char *BestURL[4];
                                            if (1) for (int core = 0; core < 4; core++) {
                                                           qx.Type = core == 0 ? RISC : core == 1 ? VLIW : core == 2 ? RED : NCUBE;
                                                          BestCPUs[core] = 0;
BestCost[core] = 1e100;
BestURL[core] = NULL;
                                                           // iterate through units -- PIM CPUs or DRAM chips
for (qx.Units = qx.Units1; qx.Units <= qx.Units2; qx.Units++) {</pre>
                                                                         double DollarsPerNode;
                                                                          double UnitsPerPetaFlop;
                                                                         int Error = FloorPlanner(NULL, qx, DollarsPerNode, UnitsPerPetaFlop);
                                                                         if (Error == 0 && BestCost[core] > DollarsPerNode * UnitsPerPetaPlop) {
    BestCPUs[core] = qx.Units;
    BestCost[core] = DollarsPerNode * UnitsPerPetaPlop;
    if (BestURL[core] = NULL) free(BestURL[core]);
    BestURL[core] = strdup(qx.OutURL());
                                                                         3
                                                           3
                                            }
                                            if (1)
                                                           fprintf(index, "%s%d%s%s<a href=%s target=meef>%d"
#define showcost 0
#if showcost != 0
                                                                         * ($%s)*
#endif
                                                                         *</a>%s"
*%s<a href=%s target=meef>%d"
#if showcost != 0
                                                                         " ($%s)"
#endif
                                                                          *</a>%s"
                                                                          "%s<a href=%s target=meef>%d"
#if showcost != 0
                                                                         * ($%s)"
#endif
                                                                          "</a>%s"
                                                                          "%s<a href=%s target=meef>%d"
#if showcost != 0
                                                                         " (S%s)"
#endif
                                                                         *</a>%s</n*, Out1, (int)qx.Year, Out2,
BestCost[0] < BestCost[1] && BestCost[0] < BestCost[2] && BestCost[0] < BestCost[3]</pre>
  Index1a : Out1, BestURL(0], BestCPUs(0),
? Indexia . ...
#if showcost != 0
                                                                         GreekSuffix(BestCost(0)).
#end)f
                                                                         Out2,
BestCost[1] <= BestCost[0] && BestCost[1] < BestCost[2] && BestCost[1] <
BestCost[3] ? Index1a : Out1, BestURL[1], BestCPUs[1],
#if showcost != 0
                                                                         GreekSuffix(BestCost[1]),
#endif
                                                                         Out2
                                                                           estCost[2] <= BestCost[1] && BestCost[2] <= BestCost[0] && BestCost[2] <
BestCost[3] ? Index1a : Out1, BestURL[2], BestCPUs[2],
#if showcost != 0
                                                                         GreekSuffix(BestCost[2]),
#endif
                                                                         Out2,
                                                                         BestCost[3] <= BestCost[2] && BestCost[3] <= BestCost[1] && BestCost[3] <=</pre>
BestCost[0] ? Index1a : Out1, BestURL[3], BestCPUs[3],
#if showcost != 0
                                                                         GreekSuffix(BestCost[3]),
#endif
                                                                         Out2}:
                                            else
                                                          fprintf(index, *to:state="model">to:state="model"fprintf(index, **<br/>*br>($%s)**<br/>*(a>%s*</a>%s*<cd>*</cd>*<cd>align=center>%s<a href=%s target=meef>%d*
                                                                          <br>($%s)
                                                                          </a>%s"
                                                                          v/a/so/vu
*td align=center>%s<a href=%s target=meef>%d*
"bpr(5%s)"
*/ar%s//do*
"<da align=center>%s<a href=%s target=meef>%d*
                                                                           <br>($%s)
                                                                          "</a>%s\n", Out1, (int)qx.Year, Out2,
```

BestCost[0] < BestCost[1] && BestCost[0] < BestCost[2] && BestCost[0] < BestCost[3]</pre> ? Index1a : Out1, BestURL[0], BestCPUs[0], GreekSuffix(BestCost[0]), BestCost[1] <= BestCost[0] && BestCost[1] < BestCost[2] && BestCost[1] <</pre> BestCost(3) ? Index1a : Out1, BestURL(1), BestCPUs(1), GreekSuffix(BestCost[1]), Out2, BestCost[2] <= BestCost[1] && BestCost[2] <= BestCost[0] && BestCost[2] <</pre> BestCost[3] ? Index1a : Out1, BestURL[2], BestCPUs[2], GreekSuffix(BestCost[2]), Out2, BestCost[3] <= BestCost[2] && BestCost[3] <= BestCost[1] && BestCost[3] <= BestCost[0] ? Index1a : Out1. BestURL[3], BestCPUs[3], GreekSuffix(BestCost[3]). Out2); fprintf(stderr, "\n"); fprintf(index, "\n");
fprintf(index, "\n"); } return 0; } tHelp(FILE *index) {
 fprintf(index, *chnl>chead><title>Petaflops Planner Help</title></head>\n");
 fprintf(index, *choly background='tbkgrnd.gif(' text=\'#000000\' link=\'#003366\' vlink=\'#cc0033\' alink=\'#000000\'>\n");
 fprintf(index, *ctable border=\'0\' width=\'140* valign=\'top\'>\n");
 fprintf(index, *ctable border=\'0\' width=\'140\' valign=\'top\'>\n");
 fprintf(index, *ct valign=\'top\'>ctd width=\'140\' valign=\'top\'>\n");
 fprintf(index, *ctable border=\'0\' width=\'140\' valign=\'top\'>\n");
 fprintf(index, *ctable border=\'0\' width=\'140\' valign=\'top\'>\n");
 fprintf(index, *ctr valign=\'top\'>\n");
 fprintf(index, *ctr valign=\'top\'>\n");
 fprintf(index, *ctr valign=\'top\' vdth=\'140\' valign=\'top\'>\n");
 fprintf(index, *ctr valign=\'top\' align=\'top\'>\n");
 fprintf(index, *ctr valign=\'top\' align=\'top\'*\n');
 fprintf(index, *ctr valign=\'top\' align=\'top\' align=\'top\'>\n");
 fprintf(index, int Help(FILE *index) {

43

11

fprintf(index, "Plans a parallel supercomputer with a specified performance level.\n^);

fprintf(index, "<h3>Technology</h3>\n");

fprintf(index, "The software plans a supercomputer based on projections of CMOS technology up to 15 years into the future.\n"); fprintf(index, "Projections are based on the Semiconductor Industries Association's (SIA's) International Technology Roadmap for Semiconductors (ITRS), which generalizes Moore's Law to dozens of parameters projected 15 years into the future.\n*);

fprintf(index, *<h3>Architectures</h3>\n");

fprintf(index, "The software implements three well-known architectures:\n");
fprintf(index, "\n");
fprintf(index, "Processor-In-Memory architecture whereby an entire node is implemented on a single chip.

fprintf(index, "Combined processor and router architecture, as in the nCUBE. "
 "Each node contains one ASIC with a wormhole router and one or more CPU cores and DRAM chips.\n"); fprintf(index, "\n*);

fprintf(index, "The software assumes a 3-d mesh interconnect.\n");

fprintf(index, "<h3>Design Optimization</h3>\n");

fprintf(index. "The software attempts to balance the computers by five parameters:\n*);

fprintf(index, *\n*);
fprintf(index, *I/O bandwidth from each processor to its neighbor\n*);
fprintf(index, *Cumulative I/O bandwidth from each processor to all neighbors combined\n*);
fprintf(index, *Memory size\n*);
fprintf(index, *Main memory bus bandwidth\n*);
fprintf(index, *Technology derating factor\n*);
fprintf(index, *

fprintf(index, *<h4>Derated Flops</h4>\n*);

fprintf(index, "The software uses the concept of \"derated flops\" to find the most cost effective design.\n"); fprintf(index, "Specifically, the software calculates the highest FLOP rate that could be claimed for each node while meeting all the

balance requirements.\n"); fprintf(index, "The summary screen then reports the layout within each architecture providing the highest derated flops per cost.\n");

fprintf(index, "Each layout page includes a navigation section to permit the user to view designs using technology of different years and with different numbers of processors per node.\n"; fprintf(index, "Each of these design will be balanced, but will generally be of higher cost than the designed optimal design.\n");

fprintf(index, "<h4>Technology Derating Factor</h4>\n");

fprintf(index, "The software uses a \"technology derating factor,\" which if a form of \"fudge factor.\"\n"); fprintf(index, "it has been known for years that the best technology goes to commercial and consumer products.\n"); fprintf(index, "Supercomputers tend to get technology a few years later, with the delay being related to the negotiating power of the Government, the public relations value of science, etc. To account for this, the software derates the performance of microprocessors and ASICs by a selectable factor (default .5).\n"); fprintf(index, "Memories are not affected.\n");

fprintf(index, "<h4>Memory Size</h4>\n");

fprintf(index, "The memory size parameter is given in bytes/FLOPs at a 1 teraflops cumulative processor speed.\n");
fprintf(index, "In accordance with ASCI design rules, the parameter is multiplied by (target flops/l teraflops)-sup>-.25</sup>.\n");
fprintf(index, "(This factor is somewhat heuristic. However, the justification is based on scaling a 3-d finite difference equation by 2 in
linear dimension.\n");); Such a scaling would require 2³ more memory but 2⁴ more computation because the timestep must be fprintf(index,

divided along with linear dimension.)\n");

fprintf(index, "<h4>Power Consumption</h4>\n*);

fprintf(index, "The software reports, but does not optimize power consumption per chip and over the whole machine.\n");
fprintf(index, "Power consumption per chip is based on equivalent real chips in 2002 scaled by CMOS power scaling rules.\n");

fprintf(index, "<h3>Output Legend</h3>\n");

fprintf(index, "\n");
fprintf(index, "Squares represent integrated circuits. The size of a square represents the size of the integrated circuit die, with the
scaling factor consistent across all screens.\n");

scaling factor consistent across all screens.\n"); fprintf(index, "Integrated circuit I/O pins are represented by horizontal bar graphs. The overall scale of the graphs is consistent across all screens.\n"); fprintf(index, "Yellow represents memory. Yellow squares represent DRAM chips. Yellow regions in bar graphs represent pins devoted to the memory bus.\n"); fprintf(index, "Alternating red and blue represent processors. Red and blue squares represent processor chips or cores. Red and blue regions in the bar graphs represent pins devoted to chip-to-chip interconnections.\n"); fprintf(index, "

fprintf(index, "%s\n", Out2);
 fprintf(index, "

```
fprintf(index, *\n*);
fprintf(index, *</center>\n*);
fprintf(index, *</center>\n
```

-

void WebServe(SOCKET theClient, char *Path, Query &qx) {

```
// print the plain form
if (stricmp(Path, */index.htm*) == 0) (
    send(theClient, *HTTP/1.0 200\r\n*, 14, 0);
    send(theClient, *Content-type: *, 14, 0);
    send(theClient, *text/html*, 9, 0);
    send(theClient, "r\n*, 2, 0);
    send(theClient, *\r\n*, 2, 0);

                         FILE *index = fopen("tmp.htm", "wb");
Summary(index, qx, 0);
fclose(index);
FILE *t = fopen("tmp.htm", "rb");
char buf[1234];
                           int i;
                          do {
                          fclose(t);
3
// print an output table with a form at the bottom
else if (stricmp(Path, "/planner") == 0 && qx.Command == 2) (
    send(theClient, "HTTP/1.0 200\r\n", 14, 0);
    send(theClient, "Content-type: ', 14, 0);
    send(theClient, "text/html", 9, 0);
    send(theClient, "\r\n", 2, 0);
    send(theClient, "\r\n", 2, 0);
                          FILE *index = fopen("tmp.htm", "wb");
Summary(index, qx, 1);
fclose(index);
FILE *t_= fopen("tmp.htm", "rb");
                           char buf[1234];
                          int i;
do {
                         fclose(t);
}
 // print help
// print help
else if (stricmp(Path, */help.htm") == 0) {
    send(theClient, "HTTP/1.0 200\r\n", 14, 0);
    send(theClient, "Content-type: ", 14, 0);
    send(theClient, "trun", 9, 0);
    send(theClient, "\r\n", 2, 0);
    send(theClient, "\r\n", 2, 0);
                          FILE *index = fopen("tmp.htm", "wb");
                          FILE *index = fopen("tmp.ntm", "w
Help(index);
fclose(index);
FILE *t = fopen("tmp.htm", "rb");
char buf(1234);
int i;
                          do {
```

fclose(t);

// access a single floorplan
else if (stricmg(Fath, "/planner") == 0 && qx.Command == 1) {
 send(theClient, "HTTP/1.0 200\r\n", 14, 0);
 send(theClient, "Content-type: ", 14, 0);
 send(theClient, "text/html", 9, 0);
 send(theClient, "tr\n", 2, 0);
 send(theClient, "\r\n", 2, 0); double DollarsPerNode = 0.0; double UnitsPerPetaFlop = 0.0; FILE *index = fopen("tmp.htm", "wb");
FloorPlanner(index, qx, DollarsPerNode, UnitsPerPetaFlop); ,, ux, DollarsPet
,, ux, DollarsPet
FILE *t = fopen("tmp.htm", "rb");
char buf[1234];
int i;
do (do {

fclose(t);

}

transft.prd. 1. sizes f. bort, 1. or
 the frame function f. tor
 the frame function f. tor
 the frame function f.
 the frame f

28, 250, 241, 39, 80, 150, 36, 117, 146, 60, 32, 148, 168, 76, 163, 17, 121, 58, 157, 10, 82, 224, 129, 171, 88, 11, 74, 93, 216, 148, 98, 206, 174, 84, 77, 46, 197, 202, 52, 228, 214, 176, 97, 193, 6, 77, 186, 246, 232, 201, 182, 46, 127, 242, 20, 153, 208, 37, 220, 155, 53, 143, 114, 101, 91, 23, 99, 74, 140, 53, 95, 218, 133, 43, 88, 111, 222, 190, 6, 227, 242, 173, 89, 22, 170, 99, 179, 133, 51, 70, 14, 57, 89, 50, 98, 148, 123, 163, 222, 181, 11, 19, 48, 220, 198, 131, 223, 110, 38, 9, 246, 177, 105, 185, 163, 57, 159, 246, 204, 88, 225, 73, 208, 128, 141, 166, 22, 105, 115, 54, 108, 166, 89, 73, 235, 162, 122, 85, 43, 76, 208, 176, 115, 3, 213, 42, 156, 120, 110, 172, 151, 87, 23, 71, 105, 220, 247, 239, 224, 207, 59, 63, 239, 109, 250, 170, 70, 224, 75, 25, 127, 221, 141, 50, 166, 116, 190, 144, 19, 254, 90, 119, 109, 247, 239, 224, 207, 59, 63, 239, 109, 250, 170, 70, 224, 75, 25, 127, 221, 141, 50, 166, 116, 190, 144, 19, 254, 90, 119, 109, 246, 249, 125, 38, 159, 85, 3, 106, 149, 220, 126, 179, 241, 102, 222, 78, 153, 113, 87, 82, 120, 7, 222, 23, 33, 93, 85, 153, 101, 93, 105, 216, 73, 168, 94, 129, 213, 145, 167, 32, 90, 127, 61, 22, 162, 89, 219, 105, 230, 161, 129, 151, 45, 136, 87, 138, 22, 230, 87, 162, 95, 5, 2, 55, 97, 121, 39, 158, 197, 31, 131, 196, 125, 132, 250, 105, 168, 30, 125, 148, 213, 222, 21, 119, 221, 233, 56, 151, 131, 51, 162, 150, 226, 68, 211, 129, 104, 226, 133, 72, 242, 120, 153, 64, 77, 81, 55, 126, 143, 76, 182, 247, 32, 146, 246, 97, 214, 99, 194, 52 022, 184, 164, 127, 139, 165, 216, 148, 145, 2, 246, 167, 227, 138, 40, 138, 23, 227, 144, 38, 166, 233, 35, 154, 95, 218, 136, 161, 143, 13, 246, 181, 139, 125, 238, 72, 100, 94, 183, 49, 86, 150, 144, 173, 101, 105, 98, 159, 71, 18, 184, 152, 142, 122, 126, 70, 40, 153, 171, 145, 152, 212, 139, 237, 69, 74, 220, 152, 144, 184, 146, 64, 127, 193, 141, 247, 98, 125, 173, 6, 232, 168, 161, 126, 46, 197, 35, 157, 88, 222, 106, 101, 173, 71, 77, 78, 116, 91, 125, 59, 45, 120, 106, 172, 193, 141, 247, 98, 125, 173, 63, 216, 1

182, 141, 88,

21, 07, 104, 2., ., . 164, 4, 5, 4, 0, 59,); BigGIFHelper(theClient, pimchip, 1277);

else if (stricmp(File, "ncube.gif") == 0) {

BigGTFHelper(theClient, redchip, 1246);
 else if (stricmp(File, "ncube.gif") == 0) (
 static unsigned char ncube.gif") == 0 (
 static unsigned char ncube.gif") == 0) (
 static unsigned char ncube.gif") == 0) (
 static unsigned char ncube.gif") == 0 (
 static unsigned char ncube.gif") = 0 (
 static u

23, 158, 120, 249, 227, 181, 188, 87, 135, 22, 61, 153, 183, 111, 161, 122, 237, 210, 213, 44, 247, 52, 220, 210, 189, 211, 237, 2, 182, 254, 221, 116, 248, 171, 106, 41, 151, 7, 110, 30, 236, 106, 226, 133, 191, 203, 118, 159, 149, 252, 250, 249, 226, 247, 194, 31, 202, 127, 123, 223, 254, 65, 41, 181, 214, 122, 4, 224, 181, 17, 128, 8, 38, 200, 159, 69, 14, 85, 116, 96, 131, 25, 61, 136, 17, 132, 20, 78, 100, 161, 70, 24, 102, 168, 225, 134, 28, 118, 232, 225, 135, 32, 134, 40, 226, 136, 36, 150, 104, 226, 137, 40, 166, 168, 81, 68, 18, 50, 120, 161, 138, 41, 42, 248, 19, 140, 36, 196, 87, 150, 131, 52, 122, 104, 163, 123, 17, 230, 216, 225, 142, 105, 245, 232, 163, 134, 122, 17, 40, 228, 144, 25, 65, 55, 31, 109, 204, 161, 134, 164, 142, 169, 69, 55, 216, 116, 255, 245, 245, 164, 142, 194, 45, 246, 21, 149, 69, 89, 121, 37, 135, 82, 122, 54, 229, 152, 152, 152, 132, 247, 37, 145, 89, 54, 41, 21, 117, 255, 157, 137, 166, 109, 175, 21, 5, 25, 155, 211, 185, 153, 100, 110, 198, 141, 153, 155, 126, 118, 54, 40, 231, 111, 202, 97, 214, 154, 153, 125, 74, 84, 32, 161, 133, 54, 118, 168, 128, 137, 66, 180, 232, 145, 125, 2, 137, 94, 165, 99, 0, 4, 4, 0, 59, 1; BigGIFHelper(theclient, ncube, 1287);

3. 18

}

BigGIFHelper(theClient, bkgrnd, 83);

else if (stricmp(File, "black.gif") == 0) { static unsigned char blackgif(4) =
SmallGIFHelper(theClient, blackgif); { 16, 68, 0, 59, };

}
else if (stricmp(File, "red.gif") == 0) {
 static unsigned char redgif(4) = { 48, 69, 0, 59, };
 SmallGIFHelper(theClient, redgif);
}

else if (stricmp(File, "green.gif") == 0) {
 static unsigned char greengif[4] = { 80, 69, 0, 59, };
 SmallGIFHelper(theClient, greengif);

else if (stricmp(File, "yellow.gif") == 0) { static unsigned char yellowgif(4) = { 112, 69, 0, 59, }; SmallGIFHelper(theClient, yellowgif);

}
else if (stricmp(File, "blue.gif") == 0) {
 static unsigned char bluegif(4) = { 144, 69, 0, 59, };
 SmallCIFHelper(theClient, bluegif);

}
else if (stricmp(File, "white.gif") == 0) (
 static unsigned char whitegif(4) = (240, 69, 0, 59,);
 SmallGIFHelper(theClient, whitegif);

, else if (stricmp(File, "dkyellow.gif") == 0) (static unsigned char dkyellowgif[4] = { 112, 68, 0, 59, }; SmallGIFHelper(theClient, dkyellowgif);

 for the provided state of the prov BigGIFHelper(theClient, b. 122);

BigGIFHelper(theClient, c, 123);

BigGIFHelper(theClient, e, 124);

/ lse if (stricmp(File, ~qw.gif*) == 0) {
 static unsigned char gw[38] = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 0, 255, 255, 255, 244, 0, 0, 0, 0, 6, 0, 6, 0, 0,
 2, 5, 140, 143, 169, 203, 5, 0, 59, };
 BigGIFHelper(theClient, qw, 38);

}
else if (stricmp(File, "qa.gif*) == 0) {
 static unsigned char qa[42] = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 244, 0, 0, 0, 0, 6, 0, 6, 0, 0,
2, 9, 140, 13, 23, 121, 140, 207, 128, 84, 161, 0, 59,);
BigGIFHelper(theClient, qa, 42);

for a for the static static

/ else if (stricmp(File, *qc.gif*) == 0) {
 static unsigned char gc(44) = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 44, 0, 0, 0, 0, 6, 0, 6, 0, 0,
 2, 11, 132, 31, 25, 176, 204, 11, 213, 115, 201, 132, 2, 0, 59, };
 BigGIFHelper(theClient, qc, 44);

BigGIFHelper(theClient, qd, 43); / se if (stricmp(File, *ge.gif*) == 0) {
 static unsigned char ge[42] = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 44, 0, 0, 0, 0, 6, 0, 6, 0, 0,
 g, 9, 68, 96, 120, 107, 203, 1, 213, 59, 166, 0, 59, };
 BigGIFHelper(theClient, ge, 42); }
}
else if (stricmp(File, *qf.gif*) == 0) (
 static unsigned char gf(42) = (71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 44, 0, 0, 0, 0, 6, 0, 6, 0, 0,
2, 9, 132, 15, 161, 154, 198, 225, 224, 122, 179, 0, 59,);
BigGIFHelper(theClient, qf, 42); flse if (stricmp(File, *qg.gif*) == 0) {
 static unsigned char gg[42] = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 44, 0, 0, 0, 0, 6, 0, 6, 0, 0,
 2, 9, 68, 96, 120, 107, 203, 11, 21, 116, 179, 0, 59,);
 BigGIFHelper(theClient, qg, 42);
 SigGIFHelper(theClient, qg, 42);
 SigGIFHelper(theClie else if (stricmp(File, "xw.gif") == 0) {
 static unsigned char xw(38) = { 71, 73, 70, 56, 55, 97, 6, 0, 6, 0, 128, 0, 0, 0, 0, 255, 255, 255, 44, 0, 0, 0, 0, 6, 0, 6, 0, 0,
 2, 5, 140, 143, 169, 203, 5, 0, 59, };
 BigGTFHelper(theClient, xw, 38);
 1, 0, 59, 1: BigGIFHelper(theClient, xa, 91); BigGIFHelper(theClient, xb, 88); BigGIFHelper(theClient, xf, 89);

aŭ,

0, 0, 0, 0, 59,); 102, 0, 0, 59,); BigGIFHelper(theClient, pwr, 2124);

11.1. 11.2. 11.9. 11.1. 11.0. 4.0. 4.0. 20. 20. 21.1. 1.7. 10. 70. 97. 70. 10. 98. 94. 40. 4. 0. 2. 0. 4. 0. 4. 10. 9. 105.
11.2. 11.0. 11.4. 50. 4.0. 10. 10.99
12.2. 10.1. 11.4. 50. 4.0. 10. 10.99
12.2. 10.1. 11.4. 50. 4.0. 10. 10.99
12.2. 10.1. 11.4. 50. 4.0. 10. 10.99
12.2. 10.1. 11.4. 50. 4.0. 10. 10.99
12.2. 10.1. 11.4. 50. 4.0. 10.1. 11.4. 50. 4.0. 10.9
12.2. 10.1. 11.4. 50. 4.0. 10.1
11.4. 50. 4.0. 10.9
12.2. 10.1. 11.4. 50. 4.0. 10.1
11.4. 50. 4.0. 10.1
11.4. 50. 4.0. 10.9
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.2. 10.1
12.

<text><text><text><text><text><text><text>

<text><text><text><text><text><text><text><text><text><text>

254, 121, 22, 90, 40, 159, 113, 6, 58, 232, 161, 147, 62, 25, 94, 135, 143, 206, 89, 105, 168, 33, 61, 14, 99, 167, 171, 30, 43, 234, 168, 139, 54, 218, 106, 160, 177, 78, 90, 107, 125, 185, 22, 187, 35, 175, 107, 6, 187, 233, 177, 173, 46, 123, 100, 22, 237, 77, 251, 237, 171, 215, 254, 247, 108, 180, 225, 78, 91, 238, 120, 233, 174, 219, 238, 183, 241, 134, 182, 109, 169, 249, 22, 60, 36, 191, 99, 213, 155, 234, 133, 19, 23, 169, 240, 62, 1, 119, 91, 113, 200, 89, 98, 188, 73, 199, 31, 143, 252, 242, 184, 39, 199, 176, 242, 159, 49, 247, 92, 243, 7, 57, 223, 218, 115, 210, 65, 215, 46, 172, 22, 73, 87, 93, 100, 211, 59, 19, 125, 244, 213, 99, 159, 185, 245, 185, 56, 76, 93, 118, 220, 11, 166, 61, 197, 253, 110, 207, 255, 247, 149, 119, 7, 152, 177, 42, 129, 55, 62, 120, 218, 137, 51, 250, 120, 230, 147, 154, 28, 189, 229, 155, 51, 158, 106, 177, 23, 140, 126, 122, 236, 103, 167, 57, 199, 235, 179, 247, 190, 227, 36, 71, 243, 126, 124, 228, 191, 149, 83, 124, 242, 211, 95, 124, 216, 102, 177, 83, 255, 253, 242, 169, 60, 21, 125, 248, 235, 39, 252, 198, 134, 233, 183, 127, 255, 204, 79, 199, 247, 72, 254, 5, 176, 127, 144, 97, 24, 239, 4, 120, 192, 251, 213, 238, 127, 101. 91, 65, 96, 3, 117, 55, 146, 5, 154, 199, 129, 19, 92, 95, 241, 242, 103, 51, 10, 102, 48, 129, 136, 187, 86, 112, 52, 248, 193, 2, 178, 7, 132, 35, 156, 223, 230, 72, 120, 194, 50, 25, 9, 133, 43, 92, 81, 154, 88, 248, 194, 243, 244, 10, 134, 51, 188, 14, 251, 104, 120; 155, 169, 37, 11, 135, 59, 124, 96, 222, 120, 200, 67, 240, 253, 16, 134, 219, 19, 34, 9, 135, 86, 196, 15, 66, 13, 137, 75, 100, 98, 19, 157, 248, 66, 40, 70, 17, 36, 1, 1, 0, 59, 1; 158, 166, 167, 17, 36, 1, 1, 0, 59, 1; 159, 169, 37, 11, 135, 59, 124, 96, 222, 120, 200, 67, 240, 253, 16, 134, 219, 19, 34, 9, 135, 86, 196, 15, 66, 13, 137, 75, 100, 98, 19, 157, 248, 66, 40, 70, 17, 36, 1, 1, 0, 59, 1; 159, 268, 266, 40, 70, 17, 36, 1, 1, 0, 59, 1; 150, 266, 260, 701, 7, 701;

BigGIFHelper(theClient, time2, 7271);

} /*

100

42, 140, 128, 129, 4, 18, 52, 224, 128, 218, 13, 160, 173, 27, 11, 215, 65, 205, 209, 3, 112, 143, 86, 246, 7, 28, 216, 166, 1, 52, 7, 31, 140, 32, 84, 14, 40, 13, 189, 82, 68, 117, 199, 69, 67, 11, 136, 167, 21, 218, 13, 49, 112, 64, 162, 103, 19, 140, 192, 130, 173, 58, 84, 30, 82, 12, 35, 80, 208, 218, 93, 7, 76, 224, 185, 231, 10, 60, 238, 80, 64, 0, 0, 59, }; BigGIFHelper(theClient, time, 1620); 3

ا مادم (

、		
	send(theClient,	"HTTP/1.0 404\r\n", 14, 0);
	send(theClient,	<pre>"Content-type: ", 14, 0);</pre>
	send(theClient,	"text/html", 9, 0);
	send(theClient,	"\r\n*, 2, 0);
	send(theClient,	"\r\n", 2, 0);
	send(theClient,	"404 not found\n", 14, 0);

void GIFEncode(FILE *out, char *code) { char fname[100]; sprintf(fname, "%s.gif", code); FILE *test = fopen(fname, *rb"); int len = 0; int c; while ((c = fgetc(test)) != -1) len++;

> fclose(test) test = fopen(fname, "rb");

fprintf(out, " else if (stricmp(File, \"%s\") == 0) {\n

len = 0"); }

static unsigned char %s[%d] = { ", fname, code, len);

fprintf(out, *);\n BigGIFHelper(theClient, %s, %d);\n }\n*, code, len);

```
fclose(test);
```

int main() {

// helper code to generate GIF writing code i/ create a 1x1 pixel GIF in GIF87a uninterlaced format and convert to 77 integers with the code below if (0) (FILE *otest = fopen("images.cpp", "w"); GIFEncode(otest, "time2");

```
fclose (otest);
            }
#if __GNUC__ != 0
    int re;
#else
    WSADATA wsdata;
    return 1;
#endif
int Local_Address_Family = AF_INET;
int Socket_Type = SOCK_STREAM;
#if __GNUC__ != 0
int Protocol = 0;
#else
            int Protocol = IPPROTO_TCP;
#endif
    u_int s = socket(Local_Address_Family, Socket_Type, Protocol);
            }
            int yes = 1;
setsockopt(s, SOL_SOCKET, SO_REUSEADDR, (const char *)&yes, sizeof(int));
#if __GNUC__ != 0
#define SOCKADDR_IN sockaddr_in
#endif
#else
    addr.sin_port = htons(80);
#endif
            rc = bind(s, (const struct sockaddr *) &addr, sizeof(SOCKADDR_IN));
            if (rc == SOCKET_ERROR) {
                         printf("Error at bind()");
return 0;
            }
            // 10 is the number of clients that can be queued
                         return 0;
            }
            for (int i = 0; i < 200000; i++) {
    SOCKET theClient = accept(s, NULL, NULL);
    if (theClient == INVALID_SOCKET) {
        print("%rror at accept()");
        return 0;
        .
        return 0;
    }
}</pre>
                         }
                         int total = 0;
char *p, buf(10000);
do {
                         // printf("%s*, p);
                         if (p[0] == 'G' && p[1] == 'E' && p[2] == 'T' && p[3] == ' ') {
    char *q = p + 4, *e = q;
    while (*e != 0 && *e != ' ' && *e != '?')
    e+t;
                                      char *file = (char *)malloc(e - q + 1);
strncpy(file, q, e - q);
file(e - q) = 0;
// printf(*file %s\n*, file);
                                      int argc = 0;
char **name = NULL;
char **value = NULL;
                                      name = (char **)(argc++ == 0 ? malloc(sizeof(char *) * argc) : realloc(name,
sizeof(char *) * argc));
                                                                e++;
                                                                }
else
                                                                e = q;
value = (char **)(argc == 1 ? malloc(sizeof(char *) * argc) : realloc(value,
sizeof(char *) * argc});
                                                                value(argc - 1) = (char *)malloc(e - q + 1);
strncpy(value[argc - 1), q, e - q);
value[argc - 1)[e - q] = 0;
```

```
56
```

// printf(*=%s\n*, value(argc - 1));

	}
	Query qx(argc, name, value);
	WebServe(theClient, file, qx);
}	<pre>if (argc > 0) { while (argc > 0) { free(name[argc - 1]); free(value[argc 1]); free(name); free(value); } free(file);</pre>
free(p);	
close(theCl closesocket	ient); (theClient);

}

return 0;

#if ____GNUC___ != 0

#else