Approval			L. L		
quest Search Detail Reports					
	Submittal I	Details			
Document Info					
Title : Petaflops Exaflo	ops and Zettaflops f	for Climate Modeling			
Document Number : 5	 240487	SAND Number : 20	006-1126 C		
quests Review Type : E	lectronic	Status : Ap	oproved		
h Sandia Contact : D	EBENEDICTIS,ERIK P.	Submittal Type : Co	nference Paper		
Requestor : D	EBENEDICTIS,ERIK P.	Submit Date : 02	2/24/2006		
comments : In uest uest uest quest provide pro	nvited presentation nternational Worksl or Advanced High Po bintly with the 3rd I project"	n. Full title of workshop hop on Next Generatio erformance Computing International Worksho	o is "8th n Climate Model g Facilities held p on the Kyosei		
Peer Reviewed? : N					
Author(s) DEBENEDICTIS,ERIK I	Ρ.				
Event (Conference/Journal	I/Book) Info				
Name: 8th Internation Advanced High	al Workshop on Ne Performance Comp	ext Generation Climate	Models for		
City : Albuquerqu	ue State :	NM Countr	ry: USA		
Start Date : 02/23/200	D6 End Date :	02/25/2006			
Partnership Info	N.				
Partnership Involved		ant Number			
	. Agreenie				
Patent Inio	Lin Contont - Voc				
	al Advance · No	TA Form Filed	No		
rechnic	SD Number ·	TA FOITH FILEO :			
Classification and Sensitivi	ity Info				
Title : Unclassified-Unlim	ited Abstract :	Document : Uncla	assified-Unlimite		
Additional Limit	Additional Limited Release Info : None.				
DOSA . DI 3-03					
	Routing D	Details			
Role	Routed To	Approved By	Approval Dat		
Managar Approver			02/24/2007		
wanager Approver	PUNULL,NETL D.		02/24/2006		
Conditions:					
Conditions:			00/01/000		

Created by WebCo Problems? Contact CCHD: by email or at 845-CCHD (2243).

For Review and Approval process questions please contact the Application Process Owner



Petaflops, Exaflops, and Zettaflops for Climate Modeling

The 8th International Workshop on Next Generation Climate Models for Advanced High Performance Computing Facilities

Erik P. DeBenedictis

Sandia National Laboratories

February 23, 2006





Applications and \$100M Supercomputers



[Jardin 03] S.C. Jardin, "Plasma Science Contribution to the SCaLeS Report," Princeton Plasma Physics Laboratory, PPPL-3879 UC-70, available on Internet. [Malone 03] Robert C. Malone, John B. Drake, Philip W. Jones, Douglas A. Rotman, "High-End Computing in Climate Modeling," contribution to SCaLeS report. [NASA 99] R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers, D. H. Rudy, J. Sobieski, and O. O. Storaasli, "Compute as Fast as the Engineers Can Think!" NASA/TM-1999-209715, available on Internet.

[SCaLeS 03] Workshop on the Science Case for Large-scale Simulation, June 24-25, proceedings on Internet a http://www.pnl.gov/scales/.

[DeBenedictis 04], Erik P. DeBenedictis, "Matching Supercomputing to Progress in Science," July 2004. Presentation at Lawrence Berkeley National Laboratory, also published as Sandia National Laboratories SAND report SAND2004-3333P. Sandia technical reports are available by going to http://www.sandia.gov and accessing the technical library

Sandia National Laboratories



Exemplary Zettaflops Problems

- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Feasibility of Climate Modeling at 1 Zettaflops
- Conclusions





"Simulations of the response to natural forcings alone ... do not explain the warming in the second half of the century"

"...model estimates that take into account both greenhouse gases and sulphate aerosols are consistent with observations over this*period" - IPCC 2001

U.S. DEPARTMENT OF ENERGY



The World's Greatest Science Protecting America







Ref. "High-End Computing in Climate Modeling," Robert C. Malone, LANL, John B. Drake, ORNL, Philip W. Jones, LANL, and Douglas A. Rotman, LLNL (2004)





- Exemplary Zettaflops Problems
- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Feasibility of Climate Modeling at 1 Zettaflops
- Conclusions





*** This is a Preview ***

	Best-Case Logic	Microprocesso Architecture	r	Physical Factor	Source of Authority
2×10 ²⁴ logic ops/s⁴				Reliability limit 750KW/(80k _B T)	Esteemed physicists (T=60°C junction temperature)
				Derate 20,000 convert logic ops to floating poin	Floating point engineering t (64 bit precision)
Expert Opinion	100 Exaflops ← 125	800 Petaflops :1 →		Derate for manufacturing margin (4×)	g Estimate
Estimate	25 Exaflops	200 Petaflops		Uncertainty (6×)	Gap in chart
	4 Exaflops	Exaflops 32 Petaflops		Improved devices (4×)	Estimate
	1 Exaflops	8 Petaflops		Projected ITRS	ITRS committee of experts
Assumption: Supercomputer is size & cost of Red Storm: US\$100M budget; consumes 2 MW wall power; 750 KW to active components		80 Teraflops		(100×)	
			Lower supply voltage (2×)	ITRS committee of experts	
		40 Teraflops	•	Red Storm	contract National Laboratorios





Speed and Power

- If we have parallel algorithms...
 - Power per floating point operation is first order effect, because entire physical structure of machine is proportional to power
 - Speed is a second order effect because it can be traded for parallelism
- Transistor roadmap \rightarrow









Semiconductor Roadmap

YEAR OF PRODUCTION	2010	2013	2016
DRAM ½ PIICH (nm)	45	32	22
MPU / ASIC ½ PITCH (nm)	50	35	25
MPU PRINTED GATE LENGTH (nm)	25	18	13
MPU PHYSICAL GATE LENGTH (nm)	18	13	9
Physical gate length high-performance (HP) (nm) [1]	18	13	9
Equivalent physical oxide thickness for high-performance T _{ox} (EOT)(nm) [2]	0.5-0.8	0.4-0.6	0.4-0.5
Gate depletion and quantum effects electrical thickness adjustment factor (nm) [3]	0.5	0.5	0.5
T _{ax} electrical equivalent (nm) [4]	1.2	1.0	0. 9
Nominal power supply voltage (V_{dd}) (V) [5]	0.6	0.5	0.4
Nominal high-performance NMOS sub threshold leakage current, $I_{sd,leak}$ (at 25 °C) (μ A/ μ m) [6]	3	7	10
Nominal high-performance NMOS saturation drive current, I_{dd} (at V_{dd} at 25°C) (μ A/ μ m) [7]	1200	1500	1500
Required percent current-drive "mobility/transconductance improvement" [8]	30%	70%	100%
Parasitic source/drain resistance (Rsd) (ohn max ros	110	90	80
Parasitic source/drain resistance (Rsd) pe 1 000 k T/transistor		30%	35%
Parasitic capacitance percent of ideal gat $1,000 \text{ k}_{\text{B}} 1/11 \text{ and }1515101$	31%	36%	42%
High-performance NMOS device $ au$ (C _{gate} * V_{dd} / I_{dd} -NMOS)(ps) [12]	0.39	0.22	0.15
Relative device performance [13]	4.2	72	10.7
Energy per (W/L _{gate} =3) device switching transition ($C_{gate}^*(3*L_{gate})*V^2$) (fJ/Device) [14]	0.015	0.007	0.002
Static power dissipation per (W/Lgate=3) device (Watts/Device) [15]	9.7E-08	1.4E-07	1.1E-07

White-Manufacturable Solutions Exist, and Are Being Optimized

Yellow-Manufacturable Solutions are Known

Red-Manufacturable Solutions are NOT Known





Computer Physics for Climate Scientists

- The 0's and 1's in a computer must be characterized by enough energy to be reliably distinguished from thermal noise
- Random motion is k_BT per gate time
- To be reliable, 0's and 1's must have 70-100 times k_BT
 - Error p = e⁻⁷⁰ e⁻¹⁰⁰

- Imagine hypothetical cloud droplets, defined such that addition of N k_BT causes them to evaporate
- While droplets are matter, their state as droplet vs. air and water vapor is information
- N could be as low as 70-100
- Let 0's be gray droplets
- Let 1's be blue droplets



Ubiquitous Operation of Logic Gates

- All logic gates in use today consume the input signals and create output signals with energy from the power supply
 - Ubiquitous but not general, see later



- In today's CMOS, logic signals are about 100,000k_BT
- At the theoretical limit, logic signals are 70-100k_BT
 - Note: theoretical limit applies to any logic that consumes input signals and regenerates from power supply





- A floating point unit has a 52x52 multiplier array and a lot of logic to deal with exponents, exceptions, etc.
 - About 20,000 100k_BT cloud droplets will be evaporated per floating point operation (arithmetic only, see →)

- A modern µP is about 1% efficient for floating point at peak
 - 99% of energy to
 - instruction decode
 - Memory bus
 - Speculative execution
 - About 2×10⁶ 100k_BT cloud droplets per floating point operation in a μP
 - At 5% of peak, 20×10⁶





Physics in Source Code

• You can figure out the limits of computer performance with source code inspection









Scientific Supercomputer Limits

	Best-Case Logic	Microprocesso Architecture	r	Physical Factor	Source of Authority
2×10 ²⁴ logic ops/s⁴				Reliability limit 750KW/(80k _B T)	Esteemed physicists (T=60°C junction temperature)
				Derate 20,000 convert logic ops to floating poin	Floating point engineering t (64 bit precision)
Expert Opinion	100 Exaflops ← 125	800 Petaflops 5:1 →		Derate for manufacturing margin (4×)	g Estimate
Estimate	25 Exaflops	200 Petaflops		Uncertainty (6×)	Gap in chart
	4 Exaflops 32 Petaflops			Improved devices (4×)	Estimate
	1 Exaflops	8 Petaflops		Projected ITRS	ITRS committee of experts
Assumption: Supercomputer is size & cost of Red Storm: US\$100M budget; consumes		80 Teraflops	_	(100×)	
			Lower supply voltage (2×)	ITRS committee of experts	
active com	ponents	40 Teraflops		Red Storm	contract Sandia



- Exemplary Zettaflops Problems
- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Feasibility of Climate Modeling at 1 Zettaflops
- Conclusions



A Universal Logic With No First Order Heat

- I just explained the limits of computation in a technology-independent way
- However, there is a loophole
- There are universal logic families that do not generate heat (to first order)



Reversible Microprocessor Status

Status

- Subject of Ph. D. thesis
- Chip laid out (no floating point)
- **RISC** instruction set
- C-like language
- Compiler
- Demonstrated on a PDE
- However: really weird and not general to program with +=, -=, etc. rather than =

Reversible Computer Engineering and Architecture

Carlin Vieri MIT Artificial Intelligence Laboratory

Tom Knight: Committee chairman Gerald Sussman, GIII Pratt: readers

Pendulum Reversible Processor





Human Cost For Other Forms of Logic

- Most of us learned about logic as a teenager
- We learned about AND-OR-NOT logic, not as an instance of a general class of logics, but probably intuitively
- Computer arithmetic and programming build upon AND-OR-NOT logic
- To beat the thermodynamic limit, we need to rewind our learning to when we were a teenager and scrutinize everything computer arithmetic and programming based on a different logic basis
- This is a hard to do...in human terms





- Exemplary Zettaflops Problems
- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Feasibility of Climate Modeling at 1 Zettaflops
- Conclusions





The Parallelism Issue

 Initially, didn't meet constraints



An Exemplary Device: Quantum Dots



Ref. "Clocked Molecular Quantum-Dot Cellular Automata," Craig S. Lent and Beth Isaksen IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003





Performance Curve





- Exemplary Zettaflops Problems
- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Feasibility of Climate Modeling at 1 Zettaflops
- Conclusions





Conclusions

- Ambitious applications need up to 1 Zettaflops
- Moore's Law for devices good for another 100× performance boost
 - In power; speed less
- Architecture has 100× upside
 - But may require code tuning or rewrite

- Other models of computation exist and are under study
 - May reach 1 Zettaflops
 - May run Fortran
 - Will introduce new and uncomfortable concepts
- Conclusion: There is a rough match between computer technology and ambitious applications





- Exemplary Zettaflops Problems
- The Limits of Moore's Law
 - Computer Physics for Climate Scientists
 - Industry's Plans
- New Computing Paradigms
 - Reversible Logic and Nanotech
- Conclusions





Proceeding

- So industry has plans to extend Moore's Law, right?
 - Next slide shows ITRS Emerging Research Devices (ERD), the devices under consideration by industry
 - All are either hotter, bigger, or slower
 - Erik is now on ITRS ERD committee

- What is scientifically feasible for Gov't funding?
 - Nanotechnology
 - Efforts all over
 - Reversible logic
 - Odd name for a method of cutting power below k_BT
 - Not currently embraced by industry
 - Quantum computing
 - More later





ITRS Device Review 2016

Technology	Speed (min-max)	Dimension (min-max)	Energy per gate-op	Comparison
CMOS	30 ps-1 μs	8 nm-5 μm	4 aJ	
RSFQ	1 ps-50 ps	300 nm- 1μm	2 aJ	Larger
Molecular	10 ns-1 ms	1 nm- 5 nm	10 zJ	Slower
Plastic	100 μs-1 ms	100 μm-1 mm	4 aJ	Larger+Slower
Optical	100 as-1 ps	200 nm-2 μm	1 pJ	Larger+Hotter
NEMS	100 ns-1 ms	10-100 nm	1 zJ	Slower+Larger
Biological	100 fs-100 μs	6-50 μm	.3 yJ	Slower+Larger
Quantum	100 as-1 fs	10-100 nm	1 zJ	Larger

Data from ITRS ERD Section.



Atmosphere Simulation at a Zettaflops

Supercomputer is 211K chips, each with 70.7K nodes of 5.77K cells of 240 bytes; solves 86T=44.1Kx44.1Kx 44.1K cell problem. System dissipates 332KW from the faces of a cube 1.53m on a side, for a power density of 47.3KW/m². Power: 332KW active components; 1.33MW refrigeration; 3.32MW wall power; 6.65MW from power company. System has been inflated by 2.57 over minimum size to provide enough surface area to avoid overheating. Chips are at 99.22% full, comprised of 7.07G logic, 101M memory decoder, and 6.44T memory transistors. Gate cell edge is 34.4nm (logic) 34.4nm (decoder); memory cell edge is 4.5nm (memory). Compute power is 768 EFLOPS, completing an iteration in 224µs and a run in 9.88s.

Chio Diaaram