

)

Created by WebCo Problems? Contact CCHD: by email or at 845-CCHD (2243).

For Review and Approval process questions please contact the Application Process Owner





Tutorial M06

David E. Keyes

SC2006 Tutorial DeBenedictis, Keyes, Kogge

http://www.siam.org/news/ ("current issue")

Taking on the ITER Challenge, Scientists Look to Innovative Algorithms, Petascale Computers

By Michelle Sipics

The promise of fusion as a clean, self-sustaining and essentially limitless energy source has become a mantra for the age, held out by many scientists as a possible solution to the world's energy crisis and a way to reduce the amounts of greenhouse gases released into the atmosphere by more conventional sources of energy. If self-sustaining fusion reactions can be realized and maintained long enough to produce electricity, the technology could potentially revolutionize energy generation and use.

ITER, initially short for International Thermonuclear Experimental Reactor, is now the official, non-acronymic name (meaning "the way" in Latin) of what is undoubtedly the largest undertaking of its kind. Started as a collaboration between four major parties in 1985, ITER has evolved into a seven-party project that finally found a physical home last year, when it was announced that the ITER fusion reactor would be built in Cadarache, in southern France. (The participants are the European Union, Russia, Japan, China, India, South Korea, and the United States.) In May, the seven initialed an agreement documenting the negotiated terms for the construction, operation, and decommissioning of the ITER tokamak, signifying another milestone for both the project itself and its eventual goal of using fusion to facilitate large-scale energy generation for the world.

Problems remain, however—notably the years, and perhaps decades of progress needed to attain such a goal. In fact, even simulating the proposed ITER tokamak is currently out of reach. But according to David Keyes, a computational mathematician at Columbia University and acting director of the Institute for Scientific Computing Research (ISCR) at Lawrence Livermore National Laboratory, the ability to perform such simulations may be drawing closer.

Hardware 3, Software 9

"Fusion scientists have been making useful characterizations about plasma fusion devices, physics, operating regimes and the like for over 50 years," Keyes says. "However, to simulate the dynamics of ITER for a typical experimental 'shot' over scales of interest with today's most commonly used algorithmic technologies would require approximately 10²⁴ floating-point operations." That sounds bleak, given the 280.6 Tflop/s (10¹² flops/s) benchmark performance of the IBM BlueGene/L at Lawrence Livermore National Laboratory—as of June the fastest supercomputer in the world. But Keyes is optimistic: "We expect that with proper algorithmic ingenuity, we can reduce this to 10¹⁵ flops."

Optimizing the algorithms used, in other words, could lower the computing power required for some ITER simulations by an astounding nine orders of magnitude. Even more exciting, those newly feasible simulations would be at the petascale—ready to run on the petaflop/s supercomputers widely expected within a few years.

The ingenuity envisioned by Keyes even has a roadmap. Together with Stephen Jardin of the Princeton Plasma Physics Laboratory. Dyes developed a breakdown that explains where as many as 12 orders of magnitude of speedup will come from over the next decade: 1.5 from increased parallelism, 1.5 from greater processor speed and efficiency, four from adaptive gridding, one from higher-order elements, one from field-line following coordinates, and three from implicit algorithms.

SC2006 Tutorial DeBenedictis, Keyes, Kogge





Presentation Features

- Briefly reflect on recent progress in high-end scientific computing, as illustrated on Bell Prize-winning applications – why?
 - Bell has attracted high-end attention thru two decades of architectures
 - Winners document performance issues beyond details found in other computational science papers, which instead emphasize science
 - PDE-based simulations are the dominant type of Bell submission
 - Performance-orientation exposes an interesting fallacy for our discussion [©]
- Look generically at PDE-based simulation and the basis of continued optimism for its growth – capability-wise, looking at real applications
- Look at some specific hurdles to PDE-based simulation posed by highend architecture
- Study in detail an unstructured Bell Prize entry to note architectural stresses





Technical aspects of presentation

- Introduce a parameterized highly tunable class of algorithms for parallel implicit solution of PDEs
 - understand the source of their "weak scalability"
 - understand their lack of "strong scalability"
 - understand why explicit algorithms generally do not scale, even weakly, in the high spatial resolution limit
- Note some algorithmic "adaptations" to architectural stresses






Gordon Bell Prize "peak performance"


Year	Туре	Application	No. Procs	System	Gflop/s	
1988	PDE	Structures	8	Cray Y-MP	1.0	
1989	PDE	Seismic	2,048	CM-2	5.6	
1990	PDE	Seismic	2,048	CM-2	14	
1992	NB	Gravitation	512	Delta	5.4	
1993	MC	Boltzmann	1,024	CM-5	60	
1994	IE	Structures	1,904	Paragon	143	
1995	MC	QCD	128	NWT	179	Five orders
1996	PDE	CFD	160	NWT	111	rive orders
1997	NB	Gravitation	4,096	ASCI Red	170	of magnitude
1998	MD	Magnetism	1,536	T3E-1200	1,020	in 17 years
1999	PDE	CFD	5,832	ASCI BluePac	627	m 17 years
2000	NB	Gravitation	96	GRAPE-6	1,349	
2001	NB	Gravitation	1,024	GRAPE-6	11,550	
2002	PDE	Climate	5,120	Earth Sim	26,500	
2003	PDE	Seismic	1,944	Earth Sim	5,000	
2004	PDE	CFD	4,096	Earth Sim	15,200	
2005	MD	Solidification	131,072	BG/L	101,700	





Gordon Bell Prize outpaces Moore's Law










Tally of Peak Prize formulations and apps

- \bullet 8 \times Partial differential equations
 - Climate, fluids, seismology, structures
- 4 \times N-body dynamics
 - Gravitation
- \bullet 3 \times Molecular dynamics
 - Electronic structure, magnetism, solidification
- 2 \times Monte Carlo methods
 - Boltzmann, Quantum Chromodynamics
- •1 × Integral equations
 - Structures






Tally of Gordon Bell Peak Prize hardware



- two to hundreds of processors
- shared memory
- global addressing
- 4 prizes, last in 1993

Massively Parallel Processor (MPP)



- thousands to hundreds of thousands of processors
- distributed memory
- local addressing
- 13 prizes, including last 12





The "other" Bell prizes

- "Peak" is only one of several types of Gordon Bell Prizes that have been awarded over the years
 - The only one awarded each time there have been Bell Prizes
- "Price-performance" has been recognized 12 times, but not since 2001, when it stagnated at about 25 cents per delivered Mflop/s
 - A few of these have been for implementations of PDEs
- "Special" was first awarded in 1999 and has sometimes inspired multiple awards per year
 - *Most* of these have gone to implementation of PDEs
- "Compiler-derived parallelism" has been awarded three times, most recently in 2002 for HPF
 - Two of these have gone to implementations of PDEs
- "Speedup" (strong, that is) was explicitly recognized once, in 1992
 - For an implementation of a PDE





Gordon Bell Prize: "price performance"

Year	Application	System	\$ per Mflops
1989	Reservoir modeling	CM-2	2,500
1990	Electronic structure	IPSC	1,250
1992	Polymer dynamics	cluster	1,000
1993	Image analysis	custom	154
1994	Quant molecular dyn	cluster	333
1995	Comp fluid dynamics	cluster	278 Four order
1996	Electronic structure	SGI	159 of magnitu
1997	Gravitation	cluster	56 in 12 years
1998	Quant chromodynamics	custom	12.5
1999	Gravitation	custom	6.9
2000	Comp fluid dynamics	cluster	1.9
2001	Structural analysis	cluster	0.24





Whimsical remarks on Bell, 1988-2005

- If similar improvements in speed (10⁵) had been realized in the airline industry, a 3-hour flight would require one-tenth of a second today
- If similar reductions in cost (10⁴) had been realized in higher education, tuition room and board would cost about \$2 per year
- If similar improvements in storage (10⁴) had been realized in the publishing industry, our office bookcases could hold the book portion of the collection of the Library of Congress (~18M volumes)



Gedanken experiment: How to use a jar of peanut butter with a rapidly dropping price?



- In 2006, at \$3.19: make sandwiches
- By 2009, at \$0.80: make recipe substitutions
- By 2012, at \$0.20: use as feedstock for biopolymers, plastics, etc.
- . By 2115, at \$0.05: heat homes
- . By 2118, at \$0.012: pave roads 🙂

The cost of computing has been on a curve like this for two decades. Can we count on another decade? If so, like everyone else, scientists & engineers should plan increasing uses for it. If *not* ...





Performance vs. time-to-solution

- Gordon Bell peak prizes cannot, by definition, go to threadnonuniform, flop-bare simulations
- Prizes tend to concentrate in regular, Cartesian index space, flop-rich computations
- There is a conflict between what the peak prize measures and
 - what is good for the computational science community, in terms of getting its work done
 - what is good for the computational mathematics community, in terms of identifying interesting problems
- The "special" prize attempts to remedy this shortcoming of the traditional prize, and is often the most interesting category





Gordon Bell Prize: "special"

Year	Application	Discretization	System
1999	Aerodynamics	unstructured	Intel ASCI Red
1999	Stellar physics	spectral	Intel ASCI Red
2000	Reactive flow	Cartesian AMR	Intel ASCI Red
2001	Relativistic fields	structured	cluster
2002	Structural dynamics	unstructured	IBM ASCI White
2002	DNS	structured	Earth Simulator
2002	Biomolecular dynamics		
2003	Seismic inversion	unstructured	HP LeMieux
2004	Bone mechanics	unstructured	IBM ASCI White

8 of 9 "special" awards have gone to PDE simulations






1999 Gordon Bell "special" prize

- 1999 Bell Prize in "special category" went to implicit, unstructured grid aerodynamics problems
 - 0.23 Tflop/s sustained on 3 thousand processors of Intel's ASCI Red
 - 11 million degrees of freedom
 - incompressible and compressible Euler flow
 - employed in NASA analysis/design missions

Transonic "Lambda" Shock, Mach contours on surfaces










2003 Gordon Bell "special" prize

- 2003 Bell Prize in "special category" went to unstructured grid geological parameter estimation problem
 - 1 Tflop/s sustained on 2 thousand processors of HP's "Lemieux
 - each explicit forward PDE solve: 17 million degrees of freedom
 - seismic inverse problem: 70 billion degrees of freedom
 - employed in NSF seismic research at CMU




c/o O. Ghattas, UT Austin





2004 Gordon Bell "special" prize


- 2004 Bell Prize in "special category" went to an implicit, unstructured grid bone mechanics simulation
 - 0.5 Tflop/s sustained on 4 thousand procs of IBM's ASCI White
 - 0.5 billion degrees of freedom
 - large-deformation analysis
 - employed in NIH bone research at Berkeley







Terascale simulation is pitched as an alternative to (some) experimentation






Context: many recent reports promote high-end simulation




- Cyberinfrastructure (NSF, 2003)
 - new research environments through cyberinfrastructure
- Facilities for the Future of Science (DOE, 2003)
 - "ultrascale simulation facility" ranked #2 behind ITER only
- High End Computing Revitalization Task Force (Interagency, 2004)
 - strategic planning on platforms
- Future of Supercomputing (NAS, 2005)
 - broad discussion of the future of supercomputing
- PITAC (Interagency, 2005)
 - challenges in software and in interdisciplinary training
- Simulation-based Engineering Science (NSF, 2006)
 - opportunities in dynamic, data-driven simulation and engineering design
- Advanced Nuclear Energy Simulations (DOE, 2006)
- SCaLeS report, Vol 1 (DOE, 2003) & Vol 2 (DOE, 2004)
 - implications of large-scale simulation for basic scientific research
- Capability Computing Needs (DOE, 2004)
 - profiles of leading edge DOE codes in 11 application domains

Diverse applications, common algorithmic and architectural infrastructure





A primary source: SCaLeS



- Chapter 1. Introduction
- Chapter 2. Scientific Discovery through Advanced Computing: a Successful Pilot Program
- Chapter 3. Anatomy of a Large-scale Simulation
- Chapter 4. Opportunities at the Scientific Horizon
- Chapter 5. Enabling Mathematics and Computer Science Tools
- Chapter 6. *Recommendations and Discussion* Volume 2 (2004):
- 11 chapters on applications
- 8 chapters on mathematical methods
- 8 chapters on computer science and infrastructure



"What would scientists do with 100-1000x?" (SCaLeS)



- Predict future climates
- Probe structure of particles
- Design accelerators
- Design and control tokamaks
- Control combustion
- Probe supernovae





What would scientists do with 100-1000x? **Example: predict future climates**


- Resolution
 - refine horizontal in atmosphere from 160 to 40 km
 - refine horizontal in ocean from 105 to 15km
- New "physics"
 - atmospheric chemistry
 - carbon cycle
 - dynamic terrestrial vegetation (nitrogen and sulfur cycles and land-use and land-cover changes)
- Improved representation of subgrid processes
 - clouds
 - atmospheric radiative transfer





What would scientists do with 100-1000x? **Example: predict future climates**

Resolution of Kuroshio Current: Simulations at various resolutions have demonstrated that, because equatorial meso-scale eddies have diameters ~10-200 km, the grid spacing must be < 10 km to adequately resolve the eddy spectrum. This is illustrated in four images of the sea-surface temperature. Figure (a) shows a snapshot from satellite observations, while the three other figures are snapshots from simulations at resolutions of (b) 2° , (c) 0.28° , and (d) 0.1° .










Example: probe structure of particles

- Resolution
 - take current 4D models from 32×32×32×16 to 128×128×128×64
- New physics
 - "unquench" the lattice approximation: enable study of the gluon structure of the nucleon, in addition to its quark structure
 - obtain chiral symmetry by solving on a 5D lattice in the domain wall Fermion formulation
 - allow precision calculation of the spectroscopy of strongly interacting particles with unconventional quantum numbers, guiding experimental searches for states with novel quark and gluon structure



Constraints on the Standard Model parameters ρ and η . For the Standard Model to be correct, these parameters from the Cabibbo-Kobayashi-Maskawa (CKM) matrix must be restricted to the region of overlap of the solidly colored bands. The figure on the left shows the constraints as they exist today. The figure on the right shows the constraints as they would exist with no improvement in the experimental errors, but with lattice gauge theory uncertainties reduced to 3%.








Resolution

- complex geometry (long assemblies of damped detuned structure (DDS) cells, each one slightly different than its axial neighbor) requires unstructured meshes with hundreds of millions of degrees of freedom
- Maxwell eigensystems for interior elements of the spectrum must be solved in the complex cavity formed by the union of the DDS cells
- Novel capability
 - PDE-based mathematical optimization will replace expensive and slow trial and error prototyping approach
 - each inner loop of optimization requires numerous eigensystem analyses



What would scientists do with 100-1000x? **Example: design accelerators**





Next generation accelerators have complex cavities. Shape optimization is required to improve performance and reduce operating cost.











Example: design and control tokamaks

- Resolution
 - refine meshes and approach physical Lundquist numbers
- Multiphysics
 - combine MHD, PIC, and RF codes in a single, consistent simulation
 - resolve plasma edge
- Design and control
 - optimize performance of experimental reactor ITER and follow-on production devices
 - detect onset of instabilities and modify before catastrophic energy releases from the magnetic field






What would scientists do with 100-1000x?



Example: design and control tokamaks









Resolution

- evolve 3D time-dependent large-eddy simulation (LES) codes to direct Navier-Stokes (DNS)
- multi-billions of mesh zones required
- New "physics"
 - explore coupling between chemistry and acoustics (currently filtered out)
 - explore sooting mechanisms to capture radiation effects
 - capture autoignition with realistic fuels
- Integrate with experiments
 - pioneer simulation-controlled experiments to look for predicted effects in the laboratory





What would scientists do with 100-1000x? **Example: control combustion**



Experimental PIV measurement

Instantaneous flame front imaged by density of inert marker



Simulation Instantaneous flame front imaged by fuel concentration

Images c/o R. Cheng (left), J. Bell (right), LBNL, and NERSC 2003 SIAM/ACM Prize in CS&E (J. Bell & P. Colella)

SC2006 Tutorial DeBenedictis, Keyes, Kogge








Example: probe supernovae

- Resolution
 - current Boltzmann neutrino transport models are vastly under-resolved
 - need at least 512³ spatially, at least 8 polar and 8 azimuthal, and at least 24 energy groups energy groups per each of six neutrino types
 - to discriminate between competing mechanisms, must conserve energy to within 0.1% over millions of time steps
- Full dimensionality
 - current models capable of multigroup neutrino radiation are lower-dimensional; full 3D models are required





What would scientists do with 100-1000x? **Example: probe supernovae**



Stationary accretion shock instability defines shape of supernovae and direction of emitted radiation. Lower dimensional models produce insight; full dimensional models are ultimately capable of providing radiation signatures that can be compared with observations.

SC2006 Tutorial DeBenedictis, Keyes, Kogge c/o A. Mezzacappa, ORNL






Progress in scaling PDE applications

- Both structured and unstructured grids
- Both explicit and implicit methods
- Multiple decades of spatial "resolution"
- Many-thousand-fold concurrency
- Strong scaling within modest ranges
- Weak scaling (also called "scaled speedup") without obvious limits



Review: two definitions of scalability

- "Strong scaling"
 - execution time decreases in inverse proportion to the number of processors
 - fixed size problem overall
 - often instead graphed as reciprocal, "speedup"
- "Weak scaling"
 - execution time remains constant, as problem size and processor number are increased in proportion
 - fixed size problem per processor
 - also known as "Gustafson scaling"













SPMD parallelism w/domain decomposition




(volume) work to (surface) communication is preserved under weak scaling




Partitioning of the grid induces block structure on the system matrix (Jacobian)



DD relevant to any local stencil formulation







5 Tutorial DeBenedictis, Keves, Kogg

An algorithm for PDE simulation: Newton-Krylov-Schwarz

sparse MATVECs,

inner products,



nonlinear residual

evaluations, inner



Krylov

accelerator

spectrally adaptive

Schwarz preconditioner *parallelizable*



local solves,

small global









Krylov-Schwarz parallelization is simple!

- Decomposition into concurrent tasks
 - by domain
- Assignment of tasks to processes
 - typically one subdomain per process
- Orchestration of communication between processes
 - to perform sparse matvec near neighbor communication
 - to perform subdomain solve nothing
 - to build Krylov basis global inner products
 - to construct best fit solution global sparse solve (redundantly)
- Mapping of processes to processors
 - typically one process per processor

Inner Krylov-Schwarz kernel: a Bulk Synchronous Process (BSP)



What happens if, for instance, in this (schematicized) iteration, arithmetic speed is *doubled*, scalar all-gather is *quartered*, and local scatter is *cut by one-third*? Each phase is considered separately. Answer is to the right.








- Given complexity estimates of the leading terms of:
 - the concurrent computation (per iteration phase)
 - the concurrent communication
 - the synchronization frequency
- And a bulk synchronous model of the architecture including:
 - internode communication (network topology and protocol reflecting horizontal memory structure)
 - on-node computation (effective performance parameters including vertical memory structure)
- One can estimate optimal concurrency and optimal execution time
 - on per-iteration basis, or overall (by taking into account any granularity-dependent convergence rate)
 - simply differentiate time estimate in terms of (*N*,*P*) with respect to *P*, equate to zero and solve for *P* in terms of *N*





Estimating 3D stencil costs (per iteration)



- grid points in each direction n, total work N=O(n³)
- processors in each direction
 p, total procs P=O(p³)
- memory per node requirements O(N/P)

- concurrent execution time per iteration A n³/p³
- grid points on side of each processor subdomain n/p
- Concurrent neighbor commun. time per iteration *B n²/p²*
- cost of global reductions in each iteration C log p or C p^(1/d)
 - C includes synchronization frequency
- same dimensionless units for measuring A, B, C
 - e.g., cost of scalar floating point multiply-add



Rich local network, tree-based global reductions

total wall-clock time per iteration

$$T(n,p) = A\frac{n^{3}}{p^{3}} + B\frac{n^{2}}{p^{2}} + C\log p$$

• for optimal *p*, $\frac{\partial T}{\partial p} = 0$, or $3A\frac{n^{3}}{p^{4}} - 2B\frac{n^{2}}{p^{3}} + \frac{C}{p} = 0$,

or (with
$$\theta = \frac{32B^3}{243A^2C}$$
),
 $p_{opt} = \left(\frac{3A}{2C}\right)^{\frac{1}{3}} \left(\left[1 + (1 - \sqrt{\theta})\right]^{\frac{1}{3}} + \left[1 - (1 - \sqrt{\theta})\right]^{\frac{1}{3}}\right) \cdot n$


• without "speeddown," p can grow with n


• in the limit as
$$\frac{B}{C} \rightarrow 0$$

 $p_{opt} = \left(\frac{3A}{C}\right)^{\frac{1}{3}} \cdot n$

Scalability results for DD stencil computations

- With tree-based (logarithmic) global reductions and scalable nearest neighbor hardware:
 - optimal number of processors scales linearly with problem size
- With 3D torus-based global reductions and scalable nearest neighbor hardware:
 - optimal number of processors scales as three-fourths power of problem size (almost "scalable")
- With common network bus (heavy contention):
 - optimal number of processors scales as one-fourth power of problem size (not "scalable")












- This generic weak scaling type of argument has been made for ten years
 - in Petaflops Workshop series (1995 onward)
 - in "all-hands" group meetings of SciDAC users (2001 onward)
- Why aren't PDEs "humming" on BG/L?
 - Of six announced finalists for Bell in 2006, only one is based on PDE simulation, and it achieves only 0.5 Tflop/s on 4K nodes of BG/L
 - This compares with 200 Tflop/s on 64K nodes for MD on BG/L – a factor of 25 better in flop/s per node on 16 times more nodes for 400 × performance



 "fully resolved" discrete problems (protein folding, network problems)

Contraindications of scalability

- "sufficiently resolved" problems from the continuum
- Scalable problem size
 - Resolution-limited progress in "long time" integration
 - explicit schemes for time-dependent PDEs
 - suboptimal iterative relaxations schemes for equilibrium PDEs
 - Nonuniformity of threads
 - adaptive schemes
 - multiphase computations (e.g, particle and field)





- Fundamental limit to strong scaling due to small overheads
- Independent of number of processors available
- Analyze by binning code segments by degree of exploitable concurrency and dividing by available processors, up to limit
- Illustration for just two bins:
 - fraction f₁ of work that is purely sequential
 - fraction $(1-f_1)$ of work that is arbitrarily concurrent
- Wall clock time for p processors
- Speedup $\propto f_1 + (1 f_1) / p$ p 1 10 100 1000 10000 - for f_1=0.01 S 1.0 9.2 50.3 91.0 99.0
- Applies to any performance enhancement, not just parallelism

 $= 1/[f_1 + (1 - f_1)/p]$

W



Resolution-limited progress (weak scaling)

- Illustrate for CFL-limited
 explicit time stepping
- Parallel wall clock time $\propto T S^{1+lpha/d} P^{lpha/d}$
- Example: explicit wave problem in 3D (α=1, d=3)

Domain	10 ³ × 10 ³ ×10 ³	$10^{4} \times 10^{4} \times 10^{4}$	10 ⁵ × 10 ⁵ ×10 ⁵
Exe. time	1 day	10 days	3 months

• Example: explicit diffusion problem in 2D

(α=2, d=2)

Domain	10 ³ × 10 ³	10 ⁴ × 10 ⁴	10 ⁵ × 10 ⁵
Exe. time	1 day	3 months	27 years


d-dimensional domain, length scale L d+1-dimensional space-time, time scale T h mesh cell size τ time step size $\tau = O(h^{\alpha})$ bound on time step *n=L/h* number of mesh cells in each dim *N=n^d* number of mesh cells overall $M=T/\tau$ number of time steps overall O(N) total work to perform one time step O(MN) total work to solve problem **P** number of processors S storage per processor *PS* total storage on all processors (=*N*) O(MN/P) parallel wall clock time \propto (T/ τ)(PS)/P \propto T S^{1+ α /d} P^{α /d} (since $\tau \propto h^{\alpha} \propto 1/n^{\alpha} = 1/N^{\alpha/d} = 1/(PS)^{\alpha/d}$)





Thread nonuniformity

- Evolving state of the simulation can spoil load balance
 - adaptive scheme
 - local mesh refinement
 - local time adaptivity
 - state-dependent work complexity
 - complex constitutive or reaction terms
 - nonlinear inner loops with variable convergence rates
 - multiphase simulation
 - bulk synchronous alternation between different phases with different work distributions







Algorithmic adaptation

- No computer system is well balanced for all computational tasks, or even for all phases of a single well-defined task, like solving nonlinear systems arising from discretized differential equations
- Given the need for high performance in the solution of these and related systems, one should be aware of which computational phases are limited by which aspect of hardware or software.
- With this knowledge, one can design algorithms to "play to" the strengths of a machine of given architecture, or one can intelligently select or evolve architectures for preferred algorithms.





Four potential limiters on scalability in large-scale parallel scientific codes

- Insufficient localized concurrency
- Load imbalance at synchronization points
- Interprocessor message latency
- Interprocessor message bandwidth

"horizontal aspects"





Four potential limiters on arithmetic performance


- Memory latency
 - Failure to predict which data items are needed
- Memory bandwidth
 - Failure to deliver data at consumption rate of processor
- Load/store instruction issue rate
 - Failure of processor to issue enough loads/stores per cycle
- Floating point instruction issue rate
 - Low percentage of floating point operations among all operations

"vertical aspects"





Application Domain: Computational Aerodynamics








Euler Simulation

- 3D transonic flow over ONERA M6 wing, at . 3.06° angle of attack (exhibits λ -shock at M = 0.839)
- Solve where

$$\frac{\partial Q}{\partial t} + \frac{1}{V} \oint_{\Omega} (\overrightarrow{F} \cdot \hat{n}) d\Omega = 0$$

$$Q = \begin{bmatrix} \rho \\ \rho u \\ \rho v \\ \rho v \\ \rho w \\ E \end{bmatrix} \quad \vec{F} \cdot \hat{n} = \begin{bmatrix} \rho U \\ \rho U u + \hat{n}_x p \\ \rho U v + \hat{n}_y p \\ \rho U w + \hat{n}_z p \\ (E + p)U \end{bmatrix}$$

$$U = \hat{n}_x u + \hat{n}_y v + \hat{n}_z w$$
$$p = (\gamma - 1) \left[E - \rho \frac{\left(u^2 + v^2 + w^2\right)}{2} \right]$$



 $\rho = \text{density}, u = \text{velocity}, p = \text{pressure}$ E = energy density

DeBenedictis, Keyes, Kogge SC2006 Tutorial





Background of FUN3D Application

- Tetrahedral vertex-centered unstructured grid code developed by W. K. Anderson (NASA) for steady compressible and incompressible Euler and Navier-Stokes
- Used in airplane, automobile, and submarine applications for analysis and design
- Standard discretization is second-order Roe scheme for convection and Galerkin for diffusion
- Newton-Krylov solver with global point-block-ILU preconditioning, with false timestepping for nonlinear continuation towards steady state; competitive with FAS multigrid in practice
- Legacy implementation/ordering is vector-oriented





Features of FUN3D Application

- Based on "legacy" (but contemporary) CFD application with significant F77 code reuse
- Portable, message-passing library-based parallelization, run on NT boxes through Tflop/s ASCI platforms
- Simple multithreaded extension between processors sharing memory physically
- Sparse, unstructured data, implying memory indirection with only modest reuse
- Wide applicability to other implicitly discretized multiple-scale PDE workloads
- Extensive profiling has led to follow-on algorithmic research







Merits of NKS Algorithm/Implementation


- Relative characteristics: the "exponents" are *naturally* good
 - Convergence scalability
 - weak (or no) degradation in problem size and parallel granularity (with use of small global problems in Schwarz preconditioner)
 - Implementation scalability
 - no degradation in ratio of surface communication to volume work (in problem-scaled limit)
 - only modest degradation from global operations (for sufficiently richly connected networks)
- Absolute characteristics: the "constants" can be made good
 - Operation count complexity
 - residual reductions of 10⁻⁹ in 10³ "work units"
 - Per-processor performance
 - up to 25% of theoretical peak
- Overall, machine-epsilon solutions require as little as 15 microseconds per degree of freedom!



- Form preconditioner *B* out of (approximate) local solves on (overlapping) subdomains
- Let R_i and R_i^T be Boolean gather and scatter operations, mapping between a global vector and its ith subdomain support











Iteration Count Estimates from the Schwarz Theory

[ref: Smith, Bjorstad & Gropp, 1996, Camb. Univ. Pr.]

- Krylov-Schwarz iterative methods typically converge in a number of iterations that scales as the square-root of the condition number of the Schwarz-preconditioned system
- In terms of N and P, where for d-dimensional isotropic problems, N=h^{-d} and P=H^{-d}, for mesh parameter h and subdomain diameter H, iteration counts may be estimated as follows:

Preconditioning Type	in 2D	in 3D
Point Jacobi	O(N ^{1/2})	O(N ^{1/3})
Domain Jacobi	O((NP) ^{1/4})	O((NP) ^{1/6})
1-level Additive Schwarz	O(P ^{1/3})	O(P ^{1/3})
2-level Additive Schwarz	O(1)	O(1)



Time-Implicit Newton-Krylov-Schwarz Method



For nonlinear robustness, NKS iteration is wrapped in time-stepping.

```
for (I = 0; I < n \text{ time}; I++) {
 select time step
 for (k = 0; k < n_Newton; k++) {
     compute nonlinear residual and Jacobian
        for (j = 0; j < n_Krylov; j++) {
       forall (i = 0; i < n_Precon; i++) {
                solve subdomain problems concurrently
             }
             perform preconditioned Jacobian-vector product
             enforce Krylov basis conditions
            update optimal coefficients
             check linear convergence
         }
         perform DAXPY update
         check nonlinear convergence
     }
}
                                   Steps in red involve global communication.
```





Key Features of Implementation Strategy

- Subdomain partitioning by one of the MeTiS graph algorithms
- SPMD "owner computes" PETSc implementation under the dual objectives of minimizing the number of messages and overlapping communication with computation
- Each processor "ghosts" its stencil dependences in its neighbors
- Ghost nodes ordered after contiguous owned nodes
- Domain mapped from (user) global ordering into local orderings
- Scatter/gather operations created between *local sequential* vectors and *global distributed* vectors, based on runtime connectivity patterns
- Newton-Krylov-Schwarz operations translated into local tasks and communication tasks
- Profiling used to help eliminate performance bugs in communication and memory hierarchy





Background of PETSc


- Developed by Gropp, Smith, McInnes & Balay (ANL) to support research, prototyping, and production parallel solutions of operator equations in message-passing environments
- Distributed data structures as fundamental objects index sets, vectors/gridfunctions, and matrices/arrays
- Iterative linear and nonlinear solvers, combinable modularly and recursively, and extensibly
- Portable, and callable from C, C++, Fortran
- Uniform high-level API, with multi-layered entry
- Aggressively optimized: copies minimized, communication aggregated and overlapped, caches and registers reused, memory chunks preallocated, inspector-executor model for repetitive tasks (e.g., gather/scatter)
- Now part of the Terascale Optimal PDE Simulations project (DOE SciDAC)

See http://www.mcs.anl.gov/petsc



Separation of Concerns between User Code and PETSc Library









Outline for PDE Performance Study

- General characterization of PDE requirements
- Identification of common algorithmic building blocks
- Simple complexity characterizations (computational work, interprocessor communication, intraprocessor data motion)
- Identification and illustration of bottlenecks on some of today's important platforms
- Experiments with a high-performance port of a NASA aerodynamic design code and with a sparse unstructured matrix-vector kernel
- Speculation on useful algorithmic research directions





Variety and Complexity of PDEs

- Varieties of PDEs
 - evolution (time hyperbolic, time parabolic)
 - equilibrium (elliptic, spatially hyperbolic or parabolic)
 - mixed, varying by region
 - mixed, of multiple type (e.g., parabolic with elliptic constraint)
- Complexity parameterized by:
 - spatial grid points, Nx
 - temporal grid points, Nt
 - components per point, Nc
 - auxiliary storage per point, Na
 - grid points in stencil, Ns
- Memory: $M \approx Nx \bullet (Nc + Na + Nc \bullet Nc \bullet Ns)$
- Work: $W \approx Nx \bullet Nt \bullet (Nc + Na + Nc \bullet Nc \bullet Ns)$





Explicit Solvers

$$\mathbf{u}^{l} = \mathbf{u}^{l-1} - \Delta t^{l} \bullet f(\mathbf{u}^{l-1})$$

- Concurrency is pointwise, *O(N)*
- Comm.-to-Comp. ratio is surface-to-volume, O((N/P)⁻
 ^{1/3})
- Communication range is nearest-neighbor, except for time-step computation
- Synchronization frequency is once per step, O((N/P)⁻¹)
- Storage per point is low
- Load balance is straightforward for static quasiuniform grids
- Grid adaptivity (together with temporal stability limitation) makes load balance nontrivial





Domain-decomposed Implicit Solvers

$$\frac{\mathbf{u}^{l}}{\Delta t^{l}} + f(\mathbf{u}^{l}) = \frac{\mathbf{u}^{l-1}}{\Delta t^{l}}, \Delta t^{l} \to \infty$$

- Concurrency is pointwise, O(N), or subdomainwise, O(P)
- Comm.-to-Comp. ratio still *mainly* surface-tovolume, O((N/P)^{-1/3})
- Communication still *mainly* nearest-neighbor, but nonlocal communication arises from conjugation, norms, coarse grid problems
- Synchronization frequency often more than once per grid-sweep, up to Krylov dimension, O(K(N/P)⁻¹)
- Storage per point is higher, by factor of O(K)
- Load balance issues the same as for explicit





Resource Scaling for PDEs

- For 3D problems, work is proportional to four-thirds power of memory, because
 - For equilibrium problems, work scales with problem size times number of iteration steps -- proportional to resolution in single spatial dimension
 - For evolutionary problems, work scales with problems size times number of time steps -- CFL arguments place latter on order of spatial resolution, as well
- Proportionality constant can be adjusted over a very wide range by both discretization (high-order implies more work per point and per memory transfer) and by algorithmic tuning
- If frequent time frames are to be captured, other resources -disk capacity and I/O rates -- must both scale linearly with work, more stringently than for memory.






- Vertex-based loops
 - state vector and auxiliary vector updates
- Edge-based "stencil op" loops
 - residual evaluation
 - approximate Jacobian evaluation
 - Jacobian-vector product (often replaced with matrix-free form, involving residual evaluation)
 - intergrid transfer (coarse/fine)
- Sparse, narrow-band recurrences
 - approximate factorization and back substitution
 - smoothing
- Vector inner products and norms
 - orthogonalization/conjugation
 - convergence progress and stability checks





Illustration of Edge-based Loop

- Vertex-centered grid
- Traverse by edges
 - load vertex values
 - compute intensively
 - e.g., for compressible flows, solve 5x5 eigenproblem for characteristic directions and speeds of each wave
 - store flux contributions at vertices
- Each vertex appears in approximately 15 flux computations







Complexities of PDE Kernels

- Vertex-based loops
 - work and data closely proportional
 - pointwise concurrency, no communication
- Edge-based "stencil op" loops
 - large ratio of work to data
 - colored edge concurrency; local communication
- Sparse, narrow-band recurrences
 - work and data closely proportional
 - frontal concurrency; no, local, or global communication
- Vector inner products and norms
 - work and data closely proportional
 - pointwise concurrency; global communication





Candidate stresspoints of PDE kernels

- Vertex-based loops
 - memory bandwidth
- Edge-based "stencil op" loops
 - load/store (register-cache) bandwidth
 - internode bandwidth
- Sparse, narrow-band recurrences
 - memory bandwidth
 - internode bandwidth, internode latency, network diameter
- Inner products and norms
 - memory bandwidth
 - internode latency, network diameter



Observation #1:




Processor scalability no problem, in principle

- As popularized with the 1986 Karp Prize paper of Benner, Gustafson & Montry, Amdahl's law can be defeated if serial (or bounded concurrency) sections make up a decreasing fraction of total work as problem size and processor count scale --- true for most iterative implicit nonlinear PDE solvers
- Simple, back-of-envelope parallel complexity analyses show that processors can be increased as fast, or almost as fast, as problem size, assuming load is perfectly balanced
- Caveat: the processor network must also be scalable (applies to protocols as well as to hardware); machines based on common bus networks will not scale





• 2.8 M vertices in the actual computational domain (9K in image below)








Parallel Performance of PETSc-FUN3D

3D Mesh: 2,761,774 Vertices and 18,945,809 Edges TeraGrid: Dual 1.5 GHz Intel Madison Processors with 4 MB L2 Cache BlueGene: Dual 700 MHz IBM Processors with 4 MB L3 Cache System X: Dual 2.3 GHz PowerPC 970FX processors with 0.5 MB L2 Cache




SC2006 Tutorial DeBenedictis, Keyes, Kogge





Fixed-size Parallel Scaling Results (Flop/s)

Results on older generation of machines




SC2006 Tutorial DeBenedictis, Keyes, Kogge





Parallel Performance of PETSc-FUN3D

3D Mesh: 2,761,774 Vertices and 18,945,809 Edges TeraGrid: Dual 1.5 GHz Intel Madison Processors with 4 MB L2 Cache BlueGene: Dual 700 MHz IBM Processors with 4 MB L3 Cache System X: Dual 2.3 GHz PowerPC 970FX processors with 0.5 MB L2 Cache




SC2006 Tutorial DeBenedictis, Keyes, Kogge






Fixed-size Parallel Scaling Results (seconds)



SC2006 Tutorial DeBenedictis, Keyes, Kogge

Inside Parallel Scaling Results on ASCI Red

ONERA M6 Wing Test Case, Tetrahedral grid of 2.8 million vertices (about 11 million unknowns) on up to 3072 ASCI Red nodes (each with dual Pentium Pro 333 MHz processors)



SC2006 Tutorial DeBenedictis, Keyes, Kogge





Observation #2 (for Fixed-Size Problems): Synchronization eventually a bottleneck

- Percentage of time spent in communication phases on ASCI Red for NKS unstructured Euler simulation
- Principal nonscaling feature is synchronization at global inner products and norms, while cost of halo exchange grows slowly even for fixed-size problem with deteriorating surface-to-volume

Number of Processors	Global reductions	Synchronizations	Halo Exchanges
128	5%	4%	3%
256	3%	6%	4%
512	3%	7 %	5%
768	3%	8%	5%
1024	3%	10%	6 %



Observation #3:




Memory latency no problem, in principle


- Regularity of reference in static grid-based computations can be exploited through memory-assist features to cover latency
- PDEs have simple, periodic workingset structure that permits effective use of prefetch/dispatch directives, and lots of slackness (process concurrency in excess of hardware concurrency)
- Combined with coming processors-in-memory (PIM) technology for gather/scatter into densely used block transfers and multithreading for latency that cannot be amortized by sufficiently large block transfers, the solution of PDEs can approach zero stall conditions
- Caveat: high bandwidth is critical to covering latency



Workingset Characterization of Memory Traffic

- Smallest: data for single stencil
- Largest: data for entire subdomain
- Intermediate: data for a neighborhood collection of stencils, reused as many times as possible










Thought Experiment: Cache Traffic for PDEs

 As successive workingsets ``drop" into a level of memory, capacity (and with effort conflict) misses disappear, leaving only compulsory, reducing demand on main memory bandwidth





BW-stretching Strategies Based on Workingsets

- No performance value in memory levels larger than subdomain
- Little performance value in memory levels smaller than subdomain but larger than required to permit full reuse of most data within each subdomain subtraversal (middle knee, prev. slide)
- After providing L1 large enough for smallest workingset (and multiple independent copies up to desired level of multithreading, if necessary all additional resources should be invested in large L2
- Tables describing grid connectivity are built (after each grid rebalancing) and stored in PIM --- used to pack/unpack dense-use cache lines during subdomain traversal





Three Types of Locality Enhancements

- *Edge-reordering* for maximal vertex reuse
- Field interlacing for maximal cache-line reuse
 - use U1, V1, W1, U2, V2, W2, ..., Un, Vn, Wn
 - rather than U1, U2, ..., Un, V1, V2, ..., Vn, W1, W2, ..., Wn
- Sparse Jacobian blocking for minimal integer metadata in manipulating a given amount of floating point physical data





Improvements Resulting from Locality Reordering

Processor	Clock MHz	Peak Mflop/s	Opt. % of Peak	Opt. Mflop/s	Reord. Only Mflop/s	Interl. only Mflop/s	Orig. Mflop/s	Orig. % of Peak
R10000	250	500	25.4	127	74	59	26	5.2
Р3	200	800	20.3	163	87	68	32	4.0
P2SC (2 card)	120	480	21.4	101	51	35	13	2.7
P2SC (4 card)	120	480	24.3	117	59	40	15	3.1
604e	332	664	9.9	66	43	31	15	2.3
Alpha 21164	450	900	8.3	75	39	32	14	1.6
Alpha 21164	600	1200	7.6	91	47	37	16	1.3
Ultra II	300	600	12.5	75	42	35	18	3.0
Ultra II	360	720	13.0	94	54	47	25	3.5
Ultra II/HPC	400	800	8.9	71	47	36	20	2.5
Pent. II/LIN	400	400	20.8	83	52	47	33	8.3
Pent. II/NT	400	400	19.5	78	49	49	31	7.8
Pent. Pro	200	200	21.0	42	27	26	16	8.0
Pent. Pro	333	333	18.8	60	40	36	21	6.3



Observation #4:



Memory bandwidth a major bottleneck

Execution times for NKS Euler Simulation on Origin 2000: (standard) double precision matrices versus single precision

Number of Processors	Computational Phase				
	Line	ear Solve	0	verall	
	Double	Single	Double	Single	
16	223s	136s	746s	657s	
32	117s	67s	373s	331s	
64	60s	34s	205s	181s	
120	31s	16s	122s	106s	

Note that times are nearly halved, along with precision, for the BW-limited linear solve phase, indicating that the BW can be at least doubled before hitting the next bottleneck!





ASCI Memory Bandwidth Bottleneck

- Per-processor memory bandwidth versus rate of work
 - approximately 10-15 flops per word transferred from memory
 - fairly constant across machines, and fairly poor without extensive reuse

	Peak (MF/s)	BW/proc (MW/s)	(MF/s)/ (MW/s)
White	1500	125.0	12.0
Blue Mtn	500	48.8	10.2
Blue Pac	666	45.0	14.8
Red	333	33.3	10.0





Implications of Bandwidth Limitations in Shared Memory Systems

- The processors on a node compete for the available memory bandwidth
- The computational phases that are memory bandwidth limited will not scale and may even run slower due to arbitration
- Stream Benchmark on ASCI Red MB/s for the Triad Operation

Vector Size	1 Thread	2 Threads
1E04	666	1296
5E04	137	238
1E05	140	144
1E06	145	141
1E07	157	152

Larger vectors in last three rows do not fit into cache and are bandwidth-limited



BW-stretching Strategies



Based on Multivectors in Sparse Matvecs

- The sparse matrix-vector multiply (matvec) is one of the most common kernels in scientific computing
 - Same data access considerations as stencil-op kernel in explicit methods for PDEs
 - Same as Krylov kernel and similar to preconditioner application kernel in implicit methods for PDEs
- When multiplying a single vector, each element of the sparse matrix is used exactly once per matvec
- If the matrix is large, none of its elements will remain in the cache from one matvec to the next
- If multiple vectors, say *N*, are multiplied at once, each element of the matrix is reused *N* times
- A simple complexity model for the sparse matrix-vector product illustrates the issues





Matrix-vector Multiplication for a Single Vector

This version performs $A \times x$







```
do i = 1, n
  fetch ia(i+1)
  ! loop over the non-zeros of the row
  do j = ia(i), ia(i + 1) - 1
     fetch ja(j), a(j), x<sub>1</sub>(ja(j)), .....x<sub>N</sub>(ja(j))
     do N fmadd (floating multiply add)
  enddo
       Store y_1(i) \dots y_N(i)
```

enddo

This version performs A \times {x₁, ..., x_N}





Estimating the Memory Bandwidth Limitation

- Assume ideal memory system apart from bandwidth
 - Perfect cache (only compulsory misses; no overhead)
 - No memory latency
 - Unlimited number of loads and stores per cycle
- Specify number of rows and nonzeros, sizes for integers and floats
- Assume matrix blocking factor and vector blocking factor
- Compute data volume associated with sparse matvec
- Compute number of floating-point multiply adds (fmadd)
- Bytes per floating multiply-add combined with memory bandwidth (bytes/second) give a bound on rate of execution of multiply-adds





Sparse Matvec Performance Summary

- On 250 MHz MIPS R10000
- Matrix size = 90,708; number of nonzero entries = 5,047,120, blocksize = 4
- Stream performance is 358 MB/sec (for triad vector operation) <u>http://www.cs.virginia.edu/stream</u>
- Number of Vectors is either 1 or a block of 4

Format Number of			Bandwidth		MFlops	
Format	Vectors	fmadd	Required	Achieved	Ideal	Achieved
AIJ	1	12.36	3090	276	58	45
AIJ	4	3.31	827	221	216	120
BAIJ	1	9.31	2327		84	55
BAIJ	4	2.54	635	229	305	175

• Ratio of 2.7 for **AIJ** and 3.2 for **BAIJ** in going from 1 to 4





Performance Summary on 2.4 GHz P4 Xeon

- Matrix size, n = 90,708; number of nonzero entries, N_{nz} = 5,047,120 (from computational aerodynamics, b=4)
- Stream performance is 1973 MB/sec (for triad vector operation, <u>http://www.cs.virginia.edu/stream</u>)
- Number of Vectors, N = 1, and 4

Format	Number of	Bytes /	Bandwid	Bandwidth (GB/s)		MFlops	
ronnat	Vectors	flop	Required	Measured	Ideal	Achieved	
AIJ	1	6.18	14.83	1.97	319	274	
AIJ	4	1.66	3.98	1.97	1188	615	





Comparison of Domain-Level Parallelism for MPI and OpenMP/MPI

• Table shows execution times of residual flux evaluation phase for W-cycle FAS Euler simulation on ASCI Red (2 processors per node)

• Thread management imposes an overhead of 5% up to more serious levels, depending upon the system

• In computational phases that are not memory bandwidth-limited, shared-memory multithreading can be more efficient than MPI-mediated domain-based multiprocessing

# Nodes	On each node	Sec./W-cycle
128	1 MPI process	14.01
128	2 MPI processes	7.98
128	2 OpenMP threads	7.56
256	1 MPI process	7.59



Observation #5:



Load-store functionality may be a bottleneck

• Table shows execution times of residual flux evaluation phase for NKS Euler simulation on ASCI Red (2 processors per node)

- In each paradigm, the second processor per node contributes another load/store unit while sharing fixed memory bandwidth
- Note that 1 thread is worse than 1 MPI process, but that 2-thread performance eventually surpass 2-process performance as subdomains become small

Nodes	MPI/O	penMP	MPI	
	1 Thr	2 Thr	1 Proc	2 Proc
256	483s	261s	456s	258s
2560	76s	39s	72s	45s
3072	66s	33s	62s	40s





Quantifying the Load/Store Bottleneck

- Assume ideal memory system apart from load/store units
 - All data items are ready in cache
 - Each operation takes only one cycle to complete but multiple operations can graduate in one cycle
- If only one load or store can be issued in one cycle (as is the case on R10000 and many other processors), the best we can hope for is

Number of floating point instructions Number of Loads and Stores *Peak MFlops/s

 Other restrictions (like primary cache latency, latency of floating point units etc.) need to be taken into account while creating the best schedule



Observation #6: Fraction of Flops may be a Bottleneck

AT:address transln; Br: branch; Iop: integer op; Flop: floating point op; Of: offset calculation; Ld: load; St: store

• Estimated number of floating point operations out of the total instructions (for the unstructured Euler Jacobian)

$$-$$
 For $N=1$, $I_f = 0.18$

- For N = 4, $I_f = 0.34$; this is one-third of peak





Significance of Multivectors


- Using multivectors can improve the performance of sparse matrix-vector product significantly
- "Algorithmic headroom" is available for modest blocking
- Simple models predict the performance of sparse matrix-vector operations on a variety of platforms, including the effects of *memory bandwidth*, and *instruction issue* rates
 - achievable performance is a small fraction of stated peak for sparse matrix-vector kernels, independent of code quality
 - compiler improvements and intelligent prefetching can help but the problem is fundamentally an architecturealgorithm mismatch and needs an algorithmic solution



Realistic Measures of Performance



Sparse Matrix Vector Product one vector, matrix size = 90,708, nonzero entries = 5,047,120







- Processor scalability is no problem, in principle
- Common bus-based network is a bottleneck
- For fixed-size problems, global synchronization is eventually a bottleneck
- Memory latency is no problem, in principle
- Memory bandwidth is a *major* bottleneck
- Load-Store functionality *may* be a bottleneck
- Frequency of floating point instructions may be a bottleneck





Lessons for High-end Simulation of PDEs

- Unstructured (static) grid codes can run well on distributed hierarchical memory machines, with attention to partitioning, vertex ordering, component ordering, blocking, and tuning
- Parallel solver libraries can give new life to the most valuable, discipline-specific modules of legacy PDE codes
- Parallel scalability is easy, but attaining high per-processor performance for sparse problems gets more challenging with each machine generation
- The NKS family of algorithms can be and must be tuned to an application-architecture combination; profiling is critical
- Some gains from hybrid parallel programming models (message passing and multithreading together) require little work; squeezing the last drop is likely much more difficult





Weighing in at the Bottom Line

- Characterization of a 1 Teraflop/s computer of today
 - about 1,000 processors of 1 Gflop/s (peak) each
 - due to inefficiencies within the processors, more practically characterized as about 4,000 processors of 250 Mflop/s each
- How do we want to get to 1 Petaflop/s?
 - 1,000,000 processors of 1 Gflop/s each (only wider)?
 - 10,000 processors of 100 Gflop/s each (mainly deeper)?
- From the point of view of PDE simulations on quasi-static Eulerian grids
 - Either!
- Caveat: dynamic grid simulations are not directly covered in this discussion
 - but see work 2003 SIAM/ACM Prize



Some noteworthy algorithmic adaptations U to distributed memory architecture

- Restricted Schwarz in elliptic problems (Cai & Sarkis)
 - omit every other local communication (actually leads to better convergence, now proved)
- Extrapolated Schwarz in parabolic problems (Garbey & Tromeur-Dervout)
 - hide interprocessor latency by extrapolating messages received in time integration, with rollback if actual messages have discrepancies in lower Fourier modes (higher mode discrepancies decay anyway)
- Nonlinear Schwarz in elliptic problems (Cai & Keyes)
 - reduce global Krylov-Schwarz synchronizations by applying NKS within well-connected subdomains and performing *few* global outer Newton iterations
- Aggressive coarsening in linear AMG (Falgout, Yang, et al.)
 - reduce size of coarse problems to trade-off cost per iteration with number of iterations (and many other such preconditioner quality ideas)





Four Sources of Performance Improvement

- Expanded number of processors
 - arbitrarily large factor, through extremely careful attention to load balancing and synchronization
- More efficient use of processor cycles, and faster processor/memory elements
 - one to two orders of magnitude, through memoryassist language features, processors-in-memory, and multithreading
- Algorithmic variants that are more architecture-friendly
 - approximately an order of magnitude, through improved locality and relaxed synchronization
- Algorithms that deliver more "science per flop"
 - possibly large problem-dependent factor, through adaptivity
 - This last does not contribute to raw flop/s!



Source #1:



Expanded Number of Processors

- Recall Observation #1 and "back-of-envelope estimates": Scalability not a problem.
- Caveat: the processor network must also be scalable (applies to protocols as well as to hardware)
- Remaining four orders of magnitude could be met by hardware expansion (but this does *not* mean that fixed-size applications of today would run 10⁴ times faster)



Source #2:



More Efficient Use of Faster Processors

- Current low efficiencies of sparse codes can be improved if regularity of reference is exploited with memory-assist features
- Recall Observation #3: PDEs have exploitable periodic workingset structures that can overcome memory latency
- Caveat: high bandwidth is critical, since PDE algorithms do only O(N) work for O(N) gridpoints worth of loads and stores
- One to two orders of magnitude can be gained by catching up to the clock, and by following the clock into the few-GHz range



Source #3:



More "Architecture Friendly" Algorithms

- Algorithmic practice needs to catch up to architectural demands
 - several "one-time" gains remain to be contributed that could improve data locality or reduce synchronization frequency, while maintaining required concurrency and slackness
 - "One-time" refers to improvements by small constant factors, nothing that scales in *N* or *P* – complexities are already near information-theoretic lower bounds, and we reject increases in flop rates that derive from *less* efficient algorithms
 - Caveat: remaining algorithmic performance improvements may cost extra space or may bank on stability shortcuts that occasionally backfire, making performance modeling less predictable
- Perhaps an order of magnitude of performance remains here





Raw Performance Improvement from Algorithms

- Spatial reorderings that improve locality
 - interlacing of all related grid-based data structures
 - ordering gridpoints and grid edges for L1/L2 reuse
- Discretizations that improve locality
 - higher-order methods (lead to larger denser blocks at each point than lower-order methods)
 - vertex-centering (for same tetrahedral grid, leads to denser blockrows than cell-centering)
- Temporal reorderings that improve locality
 - block vector algorithms (reuse cached matrix blocks; vectors in block are independent)
 - multi-step vector algorithms (reuse cached vector blocks; vectors have sequential dependence)





Raw Performance Improvement from Algorithms, cont.

- Temporal reorderings that reduce synchronization penalty
 - less stable algorithmic choices that reduce synchronization frequency (deferred orthogonalization, speculative step selection)
 - less global methods that reduce synchronization range by replacing a tightly coupled global process (e.g., Newton) with loosely coupled sets of tightly coupled local processes (e.g., Schwarz)
- Precision reductions that make bandwidth seem larger
 - lower precision representation of preconditioner matrix coefficients or poorly known coefficients (arithmetic is still performed on full precision extensions)



Source #4:



Algorithms Packing More Science Per Flop

- Some algorithmic improvements do not improve flop rate, but lead to the same scientific end in the same time at lower hardware cost (less memory, lower operation complexity)
- Caveat: such adaptive programs are more complicated and less thread-uniform than those they improve upon in quality/cost ratio
- Desirable that petaflop/s machines be general purpose enough to run the "best" algorithms
- Not daunting, conceptually, but puts an enormous premium on dynamic load balancing
- An order of magnitude or more can be gained here for many problems





Example of Adaptive Opportunities

- Spatial Discretization-based adaptivity
 - change discretization type and order to attain required approximation to the continuum everywhere without overresolving in smooth, easily approximated regions
- Fidelity-based adaptivity
 - change continuous formulation to accommodate required phenomena everywhere without enriching in regions where nothing happens
- Stiffness-based adaptivity
 - change solution algorithm to provide more powerful, robust techniques in regions of space-time where discrete problem is linearly or nonlinearly stiff without extra work in nonstiff, locally well-conditioned regions







- Metrics and procedures well developed in only a few areas
 - method-of-lines ODEs for stiff IBVPs and DAEs, FEA for elliptic BVPs
- Multi-model methods used in *ad hoc* ways in production
 - Boeing TRANAIR code
- Poly-algorithmic solvers demonstrated in principle but rarely in the "hostile" environment of high-performance computing
- Requirements for progress
 - management of hierarchical levels of synchronization
 - user specification of hierarchical priorities of different threads






Summary of Suggestions for High Performance

- Algorithms that deliver more "science per flop"
 - possibly large problem-dependent factor, through adaptivity (but we won't count this towards rate improvement)
- Algorithmic variants that are more architecture-friendly
 - expect half an order of magnitude, through improved locality and relaxed synchronization
- More efficient use of processor cycles, and faster processor/memory
 - expect one-and-a-half orders of magnitude, through memory-assist language features, PIM, and multithreading
- Expanded number of processors
 - expect *two* orders of magnitude, through dynamic balancing and extreme care in implementation





It's not about the solver








It's all about the solver (at the terascale)

- Given, for example:
 - a "physics" phase that scales as O(N)
 - a "solver" phase that scales as O(N^{3/2})
 - computation is almost all solver after several doublings
- Most applications groups have not yet "felt" this curve in their gut
 - BG/L will change this
 - 64K-processor machine delivered in 2005







The power of optimal algorithms

- Advances in algorithmic efficiency can rival advances in hardware architecture
- Consider Poisson's equation on a cube of size N=n³

Year	Method	Reference	Storage	Flops	
1947	GE (banded)	Von Neumann & Goldstine	n ⁵	n ⁷	64 64
1950	Optimal SOR	Young	n ³	n ⁴ log n	$\nabla^2 u = f$ > 64
1971	CG	Reid	n ³	n ^{3.5} log n	N
1984	Full MG	Brandt	n ³	<i>n</i> ³	


If n=64, this implies an overall reduction in flops of ~16 million





Algorithms and Moore's Law

- This advance took place over a span of about 36 years, or 24 doubling times for Moore's Law
- $2^{24} \approx 16$ million \Rightarrow the same as the factor from algorithms alone!








Algebraic multigrid on BG/L

- Algebraic multigrid a key algorithmic technology
 - Discrete operator defined for finest grid by the application, itself, and for many recursively derived levels with successively fewer degrees of freedom, for solver purposes
 - Unlike geometric multigrid, AMG not restricted to problems with "natural" coarsenings derived from grid alone
- Optimality (cost per cycle) intimately tied to the ability to coarsen aggressively
- Convergence scalability (number of cycles) and parallel efficiency also sensitive to rate of coarsening

While much research and development remains, multigrid will clearly be practical at BG/L-scale concurrency

Figure shows weak scaling result for AMG out to 131,072 processors, with one $25 \times 25 \times 25$ block per processor (from 15.6K dofs up to 2.05B dofs)







"Moore's Law" for combustion simulations





Figure from SCaLeS report, VSC20862Tutorial DeBenedictis, Keyes, Kogge





"Moore's Law" for MHD simulations








Scaling fusion simulations up to ITER

name	symbol	units	CDX-U	DIII-D	ITER		
Field	B ₀	Tesla	0.22	1	5.3		
Minor radius	а	meters	.22	.67	2		
Temp.	T_{e}	keV	0.1	2.0	8.		
Lundquist no.	S		1×10 ⁴	7×10 ⁶	5×10 ⁸		
Mode growth time	$\tau_A S^{1/2}$	s	2×10-4	9×10 ⁻³	7×10-2		
Layer thickness	aS ^{-1/2}	m	2×10 ⁻³	2×10-4	8×10 ⁻⁵		
zones	$N_{R}\!\!\times\!\!N_{\theta}\!\!\times\!\!N_{\varphi}$		3×10 ⁶	5×10 ¹⁰	3×10 ¹³		
CFL timestep	$\Delta X/V_A$ (Explicit)	s	2×10 ⁻⁹	8×10 ⁻¹¹	7×10 ⁻¹²		
Space- time pts			6×10 ¹²	1×10 ²⁰	6×10 ²⁴		
			10 ¹² needed				



International Thermonuclear **Experimental Reactor**

2017 – first experiments, in Cadaraches, France




Hardware

0

Software:











- PDEs continue to drive the highest-end computing, as they have since ca. 1945
- There appears to be no fundamental limit to solving PDEs on arbitrarily fine spatial meshes in fixed execution time with arbitrarily high numbers of processors provided...
 - one does not have to resolve timescales correspondingly finely in a CFL sense
 - one can do a very fine load balancing and amortize it over many steps
 - one has a near optimal linear implicit solver, like Krylov-MG
 - for nonlinear problems, one can use Newton in a resolution-independent asymptotic regime
- One should expect to have to *work!* to achieve such ends, and should start with good solver components as building blocks



Reminder about the Source of Simulations

- Computational science and engineering is not about individual large-scale analyses, done fast and "thrown over the wall"
- Both "results" and their sensitivities are desired; often multiple operation points to be simulated are known *a priori*, rather than sequentially
- Sensitivities may be fed back into optimization process
- Full CFD analyses may also be inner iterations in a multidisciplinary computation
- In such contexts, "petaflop/s" may mean 1,000 analyses running somewhat asynchronously with respect to each other, each at 1 Tflop/s – clearly a less daunting challenge and one that has better synchronization properties for exploiting "The Grid" – than 1 analysis running at 1 Pflop/s





Tutorial M06

Erik P. DeBenedictis





Outline

- Overview
 - Insight From a Dinner Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Insight From A Dinner Conversation

- I have dinner with a physicist at a joint ITRS and electron device meeting in DC 12/2005
- The fellow tells me in hushed tones that he knows the future to Moore's Law
 - Is this trivial or profound?
- I ask what it is?

- Answer: More Parallelism.
 - I knew this: trivial
- I say there may not be enough parallelism in problems – and has he talked to programmers
- Answer: "no"
 - Oh boy, the future of Moore's Law depends on YOU programming smarter and you don't know this: profound





Outline


- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Applications and \$100M Supercomputers



[Jardin 03] S.C. Jardin, "Plasma Science Contribution to the SCaLeS Report," Princeton Plasma Physics Laboratory, PPPL-3879 UC-70, available on Internet.


[Malone 03] Robert C. Malone, John B. Drake, Philip W. Jones, Douglas A. Rotman, "High-End Computing in Climate Modeling," contribution to SCaLeS report.

[NASA 99] R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers, D. H. Rudy, J. Sobieski, and O. O. Storaasli, "Compute as Fast as the Engineers Can Think!" NASA/TM-1999-209715, available on Internet.

[SCaLeS 03] Workshop on the Science Case for Large-scale Simulation, June 24-25, proceedings on Internet a http://www.pnl.gov/scales/.

[DeBenedictis 04], Erik P. DeBenedictis, "Matching Supercomputing to Progress in Science," July 2004. Presentation at Lawrence Berkeley National Laboratory, also published as Sandia National Laboratories SAND report SAND2004-3333P. Sandia technical reports are available by going to http://www.sandia.gov and accessing the technical library.


Future potential of novel architecture is large (1000 vs 30)



From here, reproduced with permission

The Capability Gap






Graph courtesy of Bill Dally












Trends Align Pretty Well, But Mismatches are Instructive

System Performance


<u>Technology</u>








Let's Build On The "Capability Gap"







What Path Will You Follow?




1995 2000 2005 2010 2015 2020 2025 2030 2035 20401990





Single Core Chips

• Although this is not the industry trend!




1995 2000 2005 2010 2015 2020 2025 2030 2035 $2020^{1/2}$ 1990





One Core of a Multicore CPU

- Industry trend is to put benefit of Moore's Law into more cores in multicore μPs.
- For code that uses one core, performance would be nearly flat








Multicore CPU Programmed Efficiently

- If you could code to efficiently use all the cores on a multicore CPU AND
- Industry put all the benefit of Moore's Law into more cores THEN
- You would realize performance gains in line with BIT throughput




1990 1995 2000 2005 2010 2015 2020 2025 2030 2035 2040






Thermal Limit r, there is a limit -OR-NOT logic

- However, there is a limit for AND-OR-NOT logic beyond which heat production becomes a bottleneck
- Heat production is starting to be a problem now, but there are several orders of magnitude to go before reaching the real limit







 The thermal limit can be circumvented in principle, but you have to give up **AND-OR-NOT** logic

个

10)

of

(powers


Relative Performance

vstern

00

1995 2000 2005 2010 2015 2020 2025 2030 2035 20^{16}_{40} 1990





• ① Nearly flat

- Single core, commodity
- ② Single core chip
 - C++, Fortran, etc.
- ③ Full benefit of speedup
 - More parallel code
- ④ Fully exploit transistors
 - Custom hardware
- **S** Full benefit of physics
 - Ditch AND-OR-NOT
- 6 Go beyond bits

1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 1990






 Remind audience that the last slide shows the impact of Moore's Law (horizontal axis) and architecture (multiple curves) on applications performance (vertical axis)






*** THIS IS A PREVIEW ***







Quantum Computing (Starting Point)



[Jardin 03] S.C. Jardin, "Plasma Science Contribution to the SCaLeS Report," Princeton Plasma Physics Laboratory, PPPL-3879 UC-70, available on Internet.


[Malone 03] Robert C. Malone, John B. Drake, Philip W. Jones, Douglas A. Rotman, "High-End Computing in Climate Modeling," contribution to SCaLeS report.

[NASA 99] R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers, D. H. Rudy, J. Sobieski, and O. O. Storaasli, "Compute as Fast as the Engineers Can Think!" NASA/TM-1999-209715, available on Internet.

[SCaLeS 03] Workshop on the Science Case for Large-scale Simulation, June 24-25, proceedings on Internet a http://www.pnl.gov/scales/.


[DeBenedictis 04], Erik P. DeBenedictis, "Matching Supercomputing to Progress in Science," July 2004. Presentation at Lawrence Berkeley National Laboratory, also published as Sandia National Laboratories SAND report SAND2004-3333P. Sandia technical reports are available by going to http://www.sandia.gov and accessing the technical library.














Emergence of Quantum Computing


- There appears to be an engineering case for quantum computers of 1-100 Q-FLOPS
- One would expect an exponential growth rate for quantum computers similar to Moore's Law, ME but the rate constant is impossible to predict, KE so three possibilities have been graphed





Quantum Applicat

- Consider the classical computer equivalent to a Quantum Computer
- First use believed to be factoring in cryptanalysis, with exponential speedup over classical computers (blue)
- Second, a quantum computer can also be used for other applications (pink) with quadratic speedup (e. g. searching)







Super Roadmap Summary

- The Upside Potential for Innovative Computing is Growing
- The industry shift to multi-core just about freezes the performance of non-parallel C++, Fortran, ...
- However, there is not even a theoretical contemplated end to computer speed boost that could be termed Moore's Law
- However, many people will be disappointed...





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





End of the Roadmap

• ITRS: Exponentials, Innovations, and Equations

- SPEC processor numbers and implications
- The Big Spreadsheet
- Total power and clock rate model
- Review of Burger and Keckler Study
 - Study of throughput under technology scaling
- Implications
 - Throughput scaling
 - Cache scaling
 - Bandwidth Scaling





ITRS Construction Method and Limitations

- ITRS Looks Perfectly Smooth
 - Yes indeed, this is due to the concept of "targets"
 - √2 reduction in line width every 3 years
 - 17%/year increase in clock rate
 - Roadmap based on Excel spreadsheet with targets, inputs, and dependent variables

- Limitations of ITRS Approach
 - System performance involves dozens of interrelated variables
 - Smooth scaling is targeted for the dozen variables reported
 - By tying a dozen variables to a straight line, other variables become "dependent"





Technology Model

- Two or three year interval between √2 reductions in line width
 - Reducing line width by $\sqrt{2}$ doubles the number of devices
- However, ability to predict the future is imperfect →




Figure 8 ITRS Roadmap Acceleration Continues—Gate Length Trends

ITRS 2001 edition Executive Summary

ITRS Roadmap Acceleration Continues...Gate Length





End of the Roadmap

- ITRS: Exponentials, Innovations, and Equations
 - SPEC processor numbers and implications
 - The Big Spreadsheet
 - Total power and clock rate model
- Review of Burger and Keckler Study
 - Study of throughput under technology scaling
- Implications
 - Throughput scaling
 - Cache scaling
 - Bandwidth Scaling






Per Core SpecFP Data and Trends

43% growth/year

- Plot of 785 SpecFP submissions, considering only one core
- 43% per year is an important figure
 - ITRS projection
 - Excel's trendline
 - Erik's plot of "top of envelope"
- However, we are falling short of 43% growth



Data from Spec.org, per core numbers, entered into Excel spreadsheet for graphing





End of the Roadmap

- ITRS: Exponentials, Innovations, and Equations
 - SPEC processor numbers and implications
 - The Big Spreadsheet
 - Total power and clock rate model
- Review of Burger and Keckler Study
 - Study of throughput under technology scaling
- Implications
 - Throughput scaling
 - Cache scaling
 - Bandwidth Scaling





ITRS Spreadsheet


- Review spreadsheet interactively in Excel
- Points to make
 - Illustrate role and implementation of "targets"
 - Line width
 - Clock rate
 - Illustrate user inputs
 - Sub threshold adjustment factors rows 34 & 36
 - Illustrate rows derived by calculation

- Illustrate iteration to target
- Illustrate HP LOP LSTP
- Draw conclusions
 - Industry defines targets
 - Table preparer adds value by scheduling innovations to meet targets
 - Validity depends on innovations occurring on schedule
- Limited example next slide





ITRS Spreadsheet Structure








User Inputs

- Some factors will scale exponentially by definition, yet others will scale based on projections of engineers
- Supply voltage, doping levels, layer thicknesses, <u>leakage</u>, <u>geometry</u>, mobility, parasitic capacitance







Schedule of Innovations

- To make the calculations fit the projection of a smooth "Moore's Law," certain variables must be adjustable
- The independent variables are a "schedule of innovations," or technology advances that must enter production on certain years

		T	his tir	neline	e is fr	om P	IDS ev:	aluati	on fo	r the	2003	ITRS			
F	2003	2004	2005	2006	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017 201
Stained SI-HP	_	Pro	auction	11		_	-	-	-		_	-			
High-k (Low Power)				Pm	duction							_			
				_											
Elevated S/D	-					Produc	bon .							1	
High-k (HP)					Pr	oduction	10 C		_						
Metal Gate (HP, dual g	atei				De	oduction									
L L						_							-		
Metal Gate (Low Powe	er, dual	gatei				P	roduction	_	_						
Ultra-thin Body	(UTB) SOI.	sing	le gat	te (HP) P	roduction		_						
Matal asta /n as	r m ld	ann fe		BROI		0	reduction	_			_			-	
Metal gate (nea	r mio	gap re	101	8201	-	-	10000, DOFT	-	-	_	-	-	-	-	
Stained Si (Low Pow	er)					P	roduction				_		-	V	
Multiple Gate (F	IP)				-	-	-	Dy	DOUCDOF	-					
and the second second															
Ultra-thin Body	(UTB) SOI.	sing	le gat	te (Lo	w po	wer)			Pr	oduction	6	_		
Multiple Gate (L	.ow P	ower)										Pa	oduction	
Quasi-ballistic t	transi	port (HP)								Pro	auction			
													_		
Quasi-ballistic t	ransi	nort (I	OP)										Prt	duction	

MOSFET Scaling Trends, Challenges, and Key Technology Innovations through the End of the Roadmap, Peter M. Zeitzoff





ITRS Transistor Geometries

Transport-enhanced FETs	Ultra-thin Bo	dy SOI FETs	Source/Drain Engineered FETs			
Strained Si, Ge, SiGe buried oxide silicon Substrate	BOX	S D Ground BOX (<20nm) Plane Bulk wafer	Blas silicide nFET pFET Silicon Schottky barrier isolation	S D Non-overlapped region		
Strained Si, Ge, SiGe, SiGeC or other semiconductor; on bulk or SOI	Fully depleted SOI with body thinner than 10 nm	Ultra-thin channel and localized ultra- thin BOX	Schottky source/drain	Non-overlapped S/D extensions on bulk, SOI, or DG devices		


N-Gate (N>2) FETs	Double-gate FETs							
Ma Wai	Gate Source Drain	SOURCE B B B Si-substrate STI	burgen burgen burgen bartedistion	Gate Gate Drain				
Tied gates (number of channels >2)	Tied gates, side-wall conduction	Tied gates planar conduction	Independently switched gates, planar conduction	Vertical conduction				

ITRS 2003 Emerging Devices Section Pages 4 and 5





ITRS Technology Progression








- ITRS: Exponentials, Innovations, and Equations
 - SPEC processor numbers and implications
 - The Big Spreadsheet
 - Total power and clock rate model
- Review of Burger and Keckler Study
 - Study of throughput under technology scaling
- Implications
 - Throughput scaling
 - Cache scaling
 - Bandwidth Scaling





Power Dissipation

- By targeting a smooth exponential increase in performance over time, power dissipation becomes a dependent variable
- Power dissipation per μP chip is not a reported parameter
- Chart shows result



MOSFET Scaling Trends, Challenges, and Key Technology Innovations through the End of the Roadmap, Peter M. Zeitzoff





Processor Clock Rate

- Processor operating frequency 10 gate delays with 30% latch overhead
- Gate delay assumes FO3, 2× parasitic capacitance
- Gate delay assumes CV² charging, hence supply voltage dependence
- However, these are gate level, not system level

」∟	₩* 🖬 😂 🖽 🖌 か 벽∃		····· 🗟 🕹 /	× Z† A†	• 10 • B			
	SUM 💌 🗙 🗸 = =(1/	(<mark>E94</mark> *E92*(1	1+E95/100))≬*1000	ITRS 2003 supplementary material				
	A	B		D	E			
1	HP PIDS Worksheet Version: Aug 04, 2003 -01	Units	Pariables	Parameter Equations (All variables assumed to be of similar dimensional units)	Spreadsheet Con Jim Chung (508) Peter Zeitzoff (5			
2								
3	General Parameters							
4	Year in Production		Year	Parameter from CRTC	2003			
5	Years in Future		Delta-year	Delta-year = Year - 2003	0			
6	Technology Generation		Node	Parameter from ORTC				
92	Nominal Gate Delay (NAND Gate)	ps	Tau-NAND	Tau-NAND = Tau-inverter " Param-NAND-log-eff - Param-NAND-ele-el	30			
93	Nominal Gate Delay Scaling Target	ps	Tau-NAND-target	Tau-NAND-target = Base-NAND7(1+ Yearly-rate) ^ Delta-get	30			
94	Nominal Processor Gate Delays per Cycle		Param-gate-cycle	User-Specified Input Parameter	10			
95	Latch Overhead Percentage of Cycle Time	×	Param-latch-overhead	User-Specified Input Parameter	30			
96	Nominal HP Processor Operating Frequency	GHz	Fprocessor	Fprocessor = 17 (Param-gate-cycle * Tau-NAND * (1+ Param-latch-ove	=(1/(E94*E92*(
	Nominal HP Processor Operating	GHz	Eprocessor-target	Forocessor-target = Base-freg * (1+ Yearlu-rate) * Delta-uear	2.5			





ITRS Scaling Conclusions

- Optimism
 - Density doubles every three years
 - 26% per year
 - Clock rate rises 17% per year
 - Sum is 43%/year!
 - Reasonably close to the 41%/year of ideal scaling!

- Limits of Applicability
 - Power dissipation partially covered
 - However, power dissipation per chip rises
 - Leakage power not covered
 - Timing based on gates, not architecture
 - Wiring delay calculated, but not part of timing model





- ITRS: Exponentials, Innovations, and Equations
 - SPEC processor numbers and implications
 - The Big Spreadsheet
 - Total power and clock rate model
- Review of Burger and Keckler Study
 - Study of throughput under technology scaling
- Implications
 - Throughput scaling
 - Cache scaling
 - Bandwidth Scaling





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Scaling of Microprocessor Performance

- For a given design, performance proportional to clock rate
- However, designs change with technology
 - More transistors lead to architectures with more "instructions per clock"
 - Signal propagation (wire) delays lead to more pipelining

- More pipelining leads to larger cache miss penalty
- Cache miss penalty and desire to run larger programs (a. k. a. "code bloat") leads to larger caches
- Question: What is the roadmap for microprocessor performance?





How to Project Uniprocessor Performance

- Let's assume industry makes the innovations called for by the ITRS on schedule
- However, companies will not be constrained to do everything like the ITRS
 - Engineers can choose any power supply voltage they like
 - Doping levels can be changed

• Evaluate max(SpecFP) engineering ← choices, architecture

and report performance and architecture as a function of years into the future





UT Austin Study (2000)

- The Study
 - Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures, Vikas Agarwal, M.S.
 Hrishikesh, Stephen W.
 Keckler, Doug Burger.
 27th Annual International Symposium on Computer Architecture
- Conclusions (to be Explained)
 - Modified ITRS roadmap predictions to be more friendly to architectures
 - Concluded there would be a 12%/year growth...
 - However, recent growth has been ~30%, with industry's maneuver to cheat the analysis instructive





Wire Delay Coverage in ITRS

• Wire delay added to ITRS 2002 edition

			Q	
	Tear of Production	2010	2013	2016
	DRAM % Pitch (jum)	45	32	22
	MPU(4SIC % Pitch (mm)	45	32	22
	MPU Printed Gate Length (http://	25	18	13
	MPU Physical Gaie Length (nm)	18	13	.9
	Number of metal levels	10	11	11
	Number of optional levels - ground planes/capacitors	4	4	4
	Total inserconnect length (m'cm ²) - active witing only, excluding global levels [1]	16063	22695	33508
	FITe'm length/cm ² × 10 ⁻³ excluding global levels [2]	9.31	0.22	0,15
	Janan (A/cm ⁵)-wire (nt 105°C)	2.70E+06	3.30E+96	3.90E+06
	Imax (mA)—via (at 105°C)	0.1	0.07	0.04
	Local wiring pitch (nm)	105	75	50
	Local A.R. (for Cu)	1.8	1.9	2
Add	Iniocconnoci RC delay 1 mm line (ps)	565	970	2008
Add	Line length where $\tau = RC$ delay (pm)	26	15	2
	Conducting as minimum pixth due to arresten (nm), 10% >: beight, 50% areal density, 500 µm square arresy	5	4	5
	Intermativie wiring pitch (pm)	135	95	65
	Intermediate wiring dust Damacene A/R (Cu wire/vis)	1.8/1.6	1.9/1.7	2.0/1.8
Add	Iniocconnoci RC dolay 3 mm line (ps)	348	<u>614</u>	<u>1203</u>
Ádd	Line length where x = RC delay (cm)	33	19	- 11
	Constructing at minimum intermediate pitch data in around (um), 10% " height, 50% areast density, 550 µm square array	12	9	7
	Minimum global wiring picels (em)	205	140	100
Add	Ratio cange(global svicing witches/intermediate svicing witch)	<u>1.5 - 10</u>	<u>1.5 - 13.0</u>	1.5 . 16
	Global wiring And-Damazzen A.R. (Ca wine 'ris)	2,5/2,1	9.A19.2	2.4/2.3
Add	Interconnect RC delay 1 mm line (pr) at minimum pitch	131	248	452
Add	Lina longth whata x = RC delay (1001) minimum pitch	<u>84</u>	<u>30</u>	19
Balata	Co-ilonning-global wiring-day in-dicking and arraism-(am),-1072- height, 50% anal-daminy, 15 mm wide wire	**	49	49
Add	Ca thinning of maximum width slokal wiring dug to dething and protion famil. 2022. A wishing Mix aread density	155	148	136
	Ca drivering glatest winner due to distring (am), 155 per wide feature	14	10	
	Constantion effective resistivity (142-cm) Cn intermediate wining	2.2	2.2	Û.Û
	Exertize-Chebling Reichness (Res Ca intermediate wiring) (no.) [3]	ŝ	3.6	9.5
	Interferret restal insubstan affective dielectric constant (2)	2.1	1.9	1.6
	Interfavel metal insufator (minimum respected) —Inth disfectate constant (2)	×1.á	×1.7	×1.6

Table 62b MPU Interconnect Technology Requirements-Long-term





Modeling Wire Delay

- For some year in the future
 - ITRS and other models project a clock rate
 - ITRS and other models project a signal propagation velocity
 - Divide the two figures to get d=distance traveled in one clock cycle
 - Chip area/d² is plotted at right →




Figure 4: Fraction of total chip area reachable in one cycle.

• Figure 4 from "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures," Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, and Doug Burger





Cache Performance

- Authors used ECacti cache modeling tool
- ECacti lays out caches in terms of banks, associatively, etc.
- As technology progresses, size of cache accessible in 3 cycles decreases
- Remedy is obvious, but has consequences: increase depth of pipelining




Figure 5: Access time for various L1 data cache capacities.

 Figure 5 from "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, and Doug Burger





Modeling Pipelined $\mu \textbf{P}$

- Authors used SimpleScalar, cycle accurate simulator of a DEC Alpha 21264
- However, actually models hypothetical future μPs with parameterized
 - Cache parameters
 - Pipeline depth
 - Branch prediction
 - Technology (clock speed)

- Authors used SimpleScalar to model the 18 SPEC95 benchmarks for 500 million instructions each
 - Adjustments to avoid initialization
- Question to answer: What is the best architecture, and how well does it work?





Simulation Results

- Results shown at right → are noted by author to be "remarkably consistent"
- If fact, the results are almost the same as the clock rate increase
- Conclusion: To first order, SPEC ratings will increase with speed of clock
 - Noting that this analysis is per μP core, and SPEC is for one core




Figure 7: Performance increases for different scaling strategies.

 Figure 7 from "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, and Doug Burger





Study Conclusions and Discussion

- UT Austin study concluded that μP performance should increase at about 12%/year
- However, it actually increased at 30%/year
- What is the discrepancy?
 - It is difficult to predict future
 - Vendors broke study assumptions by increasing power
 - Study was before its time (vendors went multicore this year)




Figure 8: Projected performance scaling over a 17-year span for a conventional microarchitecture.

• Figure 8 from "Clock Rate versus IPC: The End of the Road for Conventional Microarchitectures Vikas Agarwal, M.S. Hrishikesh, Stephen W. Keckler, and Doug Burger






Model of CPU Performance (Will Be Reused)

- Diagram's physical size corresponds to processor's physical size
- Program executes by visiting nodes

 ①①②③④⑤⑦⑧⑨, moving at a propagation velocity αc
- Evens at center due to Von Neumann architecture
- Performance is rate at which nodes are visited







Review of Issues

- Thread speed & parallelism
- Inner loop memory requirements
- FLOPS/watt
- Devices per chip (multi-core scaling)
- Surface-to-area ratio
- Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Technology Scaling and Algorithms

- Assumptions
 - You have a fixed budget to buy and run computers
 - Technology scales according to ITRS
- Question
 - How will the performance of algorithms change as a function of time?
- Solution Approach
 - Find the scalability of an algorithm as a function of the "scaling" of the computer's technology

- Issues Generating Rules
 - Thread speed & parallelism
 - Inner loop memory
 - FLOPS/watt
 - Devices per chip (or whatever)
 - Surface-to-area ratio
 - Load balance
 - App. Determined
 - Stability





• Review of Issues

- Thread speed & parallelism
- Inner loop memory requirements
- FLOPS/watt
- Devices per chip (multi-core scaling)
- Surface-to-area ratio
- Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Thread Speed and Parallelism

- Runtime ≥ sequential ops÷thread speed
- Single thread FLOPS rate determined by
 - Gate speed
 - ITRS tell you this
 - Architecture
 - ~9 gate delays in a μ P
 - Inflexible
 - Communications speed
 - Memory latency

- The best algorithms have variable parallelism
 - Each thread controls an array of cells
 - Size of the array can be cut, but not below 1 cell
- Some algorithms have fixed parallelism
 - Tough luck
- Conclusion
 - Optimization





Projected Clock Rate Increases

- 2004 Update shows clock rates rising to 53 GHz by 2018
 - Not based on architecture

			UP	DATED						
	Year of Production	2010	2011	2012	2013	2014	2015	2016	2017	2018
	Technology Node	hp45			hp32			hp22		
WAS	DRAM ½ Pitch (nm)	45		35	32		25	22		18
IS	DRAM ½ Pitch (nm)	45	40	35	32	28	25	22	<u>20</u>	18
WAS	MPU/ASIC Metal 1 (M1) ½ Pitch (nm)	54		42	38		30	27		21
IS	MPU/ASIC Metal 1 (M1) ½ Pitch (nm)	54	48	42	38	34	30	27	24	21
WAS	MPU/ASIC ½ Pitch (nm) (Un-contacted Poly)	45	-	35	32	-	25	22	-	18
IS	MPU/ASIC ½ Pitch (nm) (Un-contacted Poly)	45	<u>40</u>	35	32	<u>28</u>	25	22	<u>20</u>	18
WAS	MPU Printed Gate Length (nm) ††	25		20	18		14	13		10
IS	MPU Printed Gate Length (nm) ††	25	22	20	18	16	14	13	11	10
WAS	MPU Physical Gate Length (nm)	18	1.00	14	13		10	9	10	7
IS	MPU Physical Gate Length (nm)	18	16	14	13	11	10	9	8	7
	Chip Frequency (MHz)									
	On-chip local clock	15,079		20,065	22,980		33,403	39,683		53,207
	Chip-to-board (off-chip) speed (high-performance, for peripheral buses)[1]	9,536		14,901	18,626		29,103	36,379		56,843
WAS	Maximum number wiring levels— maximum	16		16	16		17	18		18
IS	Maximum number wiring levels— maximum	16	<u>16</u>	16	16	<u>17</u>	17	18	<u>18</u>	18
WAS	Maximum number wiring levels— minimum	12		12	12	14-11	13	14	-	14

 Table 4d
 Performance and Package Chips: Frequency, On-chip Wiring Levels—Long-term Years

 <u>UPDATED</u>

- The ITRS table projects clock rates based on inverter and latch delay, not accounting for system issues
- Recent historical information suggests much slower clock rate increases
 - Cancellation of certain microprocessors and shift to multi-core





- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Inner Loop Working Set

- The application's inner loop will have a "cache working set" of storage
 - This working set will take up d×d chip area
- Minimum access time will be 2d÷v
 - v is signal propagation velocity
 - modulo constants

- Is this some hypothetical architectural thing?
 - Not necessarily, applies to existing µPs where working set is in existing cache
- Implication to algorithm
 - Cutting working set size can cut running time
 - Physics supercedes complexity theory





Implications of Inner Loop Working Set

- Runs against Area-Volume Rule
 - Fewer cells per CPU increases communications cost (8)
 - At some point cutting cells per CPU lets all cells fit in cache, or other local memory ^(C)

- Impacts tables
 - Option A: compute f(x) when needed
 - Option B: precompute f(x), store in a x Megabyte table
 - Option B may cut clock rate for everything else
 - No universal answer here
- Allocate data structures to memories at different distances?





- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





FLOPS/Watt

- Thermodynamic limit at k_BT log 2
 - Currently operating at 100,000 k_BT
 - ITRS goes to about 100
 k_BT
 - Unexplored gulf
 between 100 k_BT and .7
 k_BT
- Thermodynamic limit can be beat with reversible logic and Quantum

- Implications
 - Corollary: everything proportional to power
 - Mfg cost
 - Operating cost
 - Cost of running an algorithm depends on total FLOPS
 - Cut FLOPS
 - Running time is a different story





- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Device Density Scaling

- Device density is projected to scale at 2× per three years
- There is a lot of innovation
 - Lithographic line width continues to shrink
 - DNA self assembly
 - Others
- We don't seem close to theoretical limits





- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Bandwidth Scaling

- Overview: Bandwidth will continue to scale
- Theoretically, the limit on bandwidth is way out
- According to the ITRS Roadmap
 - Number of bonding pads on a chip becomes constant
 - Bandwidth per bonding pad equals internal clock rate (?)

- However, there are innovative solutions in the works
 - Optical interconnect
 - Capacitive interconnect
- For long haul communications
 - Optics has practically infinite bandwidth






- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm







Barrier


Barrier





Maximum IQ of a Class in Your Kids School

Classroom 1



- Each child has average IQ 100 and std of 15
 - Mean and std of task runtime
- Each class has total IQ of n×100 and std of n^{1/2}×15
 - Statistics of per node time between barriers
- Max average is inverse of cumulative normal distribution evaluated at n






Efficiency Loss Due To Load Balance

- Load imbalance becomes an issue when there are less than 10s to 100s of tasks per node
 - Presuming mean≈std
- Implications
 - This creates a ceiling to the amount of parallelism, unless
 - tasks can be shared

• Plot Mean=Std







- Review of Issues
 - Thread speed & parallelism
 - Inner loop memory requirements
 - FLOPS/watt
 - Devices per chip (multi-core scaling)
 - Surface-to-area ratio
 - Load imbalance revealed by synchronization overhead
- Example
 - Instructor led example of projecting performance of a mesh algorithm





Example Problem: Future Mesh Problem

- We are given year 20XX
- 1. Outer Loop of Process: Pick Number of Cores
 - Processors are likely to be available with different numbers of cores – and there is no obligation to use all the cores on a chip
 - Repeat the following with 1, 2, 4... up to the max cores that will fit on a 20XX die


- 2. Look up 20XX in ITRS
 - Note device density
 - Note clock rate
- 3. Figure out how much cache you should have
 - Chip area goes to cores and cache
 - After taking out the area occupied by cores, the rest is cache
 - Track heat production (for use later)





 4. Using algorithmic information and cache size, figure out at what tier the code will run, per discussion earlier. The level may strongly influence performance

As successive <u>workingsets</u> ``drop'' into a level of memory, capacity (and with effort conflict) misses disappear, leaving only compulsory, reducing demand on main memory bandwidth



- Levels are
 - Stencil in cache
 - Vertices in cache
 - Subdomain in cache
- 5. From level and "grind time," figure out B:F ratio between CPU chip and main memory
- 6. Figure out likely memory bandwidth, either by using pins per ITRS specs or standard memory busses





- 7. Calculate interchip communications rates
 - This generally involves sending and receiving the "halo" from each node
 - Depending on architecture, could be from memory or CPU
 - Also in B:F ratios

- 8. Overall throughput will be minimum of
 - FLOPS
 - Memory bandwidth divided by B:F ratio for memory
 - MPI bandwidth divided by B:F ratio for MPI
 - There has been some discussion of throttling chips due to excessive power





- Note: All rates should be adjusted for "percentage of peak." If nothing else is known, use percentage of peak numbers for similar architectures
- 9. Iterate to best solution, by going to step 1
 - varying the number of cores in a chip, devoting all area not occupied by cores with cache
 - turning off cores, sharing their cache
 - spreading problem over more or fewer nodes





 10. Final step: The process just described is a mixture of analysis and design. The result will be meaningless if a vendor doesn't produce the required chip. For example, if your ideal design requires 2¹/₂ cores, you're probably out of luck.





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study


- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Fastest Possible C++ or Fortran Program

- How fast could a C++ or Fortran program ever run?
- Limited by memory access time to ~100 MBytes of data
- Ref. K. Eric Drexler, Nanosystems: Molecular Machinery, Manufacturing, and Computation
- Parameters for 100
 ← megabytes memory




- Back of envelope: 21 THz
- Conclusion: Faster than CMOS slower than Quantum Computer
- No research in this area






Single CPU Performance

- Program executes by visiting nodes
 0123456789
- To go fast
 - Raise speed of motion
 - Shrink physical size
 - Organize to put nodes closer to center
 - Predict order of access
- C++ and Fortran programs have little predictability and stochastic distribution







1995 2000 2005 2010 2015 2020 2025 2030 2035 2030^{83} 1990





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing






Systolic Architectures

- Overview
 - "Special purpose hardware"
 - Efficient on all fronts
 - General, albeit not "programmed"
 - Leads to other things
- Nodes comprise registers holding a few numbers
- Arcs convey numbers in lock-step communications





Systolic Array Matrix Multiply







Systolic Array Generality

- Numerical
 - Filtering, convolution
 - FFT
 - Matrix-vector, matrixmatrix multiplication
 - Matrix triangularization
 - QR decomposition
 - Linear systems solution
 - Matrix inversion

- Non-numeric
 - Searching, sorting
 - Transitive closure, minimum spanning trees
 - Regular expressions
 - Dynamic programming
 - Database operations





Systolic Array Efficiency & Discussion

- The efficiency of a systolic array is just about obvious by inspection
 - The resource consuming components (space and energy) are drawn on the paper surface
 - Speed is one operation per clock
 - Not all cells are used every cycle


- Discussion
 - You get what you pay for
 - Programmer specifies data placement, data movement, and operations
 - Reward is full efficiency
 - This VLSI tool for noncomplex operations, but the principles generalize (next)






Systolic Array Performance Model

- Program executes by visiting nodes
 002002000
- Paths are regular, short, and predictable







1995 2000 2005 2010 2015 2020 2025 2030 2035 200^{90} 1990





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Components of Cyclops Chip


DDR CTL				_			DDF	RI/O						DD CT
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	
	HSS Receivers A-Switch	Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	ters
HSS Receivers		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	
		Crossbar												HSS Transmitters
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	SSH
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	
		Pr	Pr	ю	Pr	Pr	Pr	Pr	Pr	Pr	ю	Pr	Pr	Ho
DDR CTL				_			DDF							DD CT

- 80 Float point processors
 - 40 KBytes scratch
- 160 Integer Processors
 - or 20 KBytes scratch
- Or on chip memory can fuse to to 3.2 MBytes
- External 1 GByte DRAM
 - 2 GBytes in a few years
- 3D Mesh Interconnect
 - 4 GBytes/sec IPC
- Disk per node I/O





Processor Architecture



- Chip Architecture on Left
- System is 24×24×24 3D mesh





Network

Network is 3D mesh very much like Red Storm or Blue Gene


A-Switch 0 0 From То 2 Adjacent Adjacent 3 Nodes Nodes 4 5 5 **Crossbar Switch** Main Memory





Memory Map

- Memory Hierarchy
 - Fastest: Your local memory (20K)
 - Another local node's local memory (80x20K)
 - On-chip aggregated memory (3.2 MB)
 - External memory (1 GB)
- User and supervisor mode
- Moveable barrier for aggregation







Cyclops Programming

- Legacy Mode (my term)
 - Run a legacy code, using internal processors and external memory, forget about on-chip memories
 - Bottleneck at external memory bus
 - Will run anything, but without advantage


- Tuned Mode (my term)
 - Rewrite "inner loop" to use local and aggregated on-chip memories by managing pointers
 - Use message passing, shared memory, or both
 - Run outer loop from external memory
 - Could work really well





Cyclops Performance

 Cycle-accurate simulation of Cyclops shows promising speedup on scientific benchmarks




Juan del Cuvillo Weirong Zhu Ziang Hu Guang R. Gao, *TiNy Threads: a Thread Virtual Machine for the Cyclops64 Cellular Architecture*, Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS'05) - Workshop 14 - Volume 15





Cyclops Suitability Guide



The following trick is not

<u>available</u> on Cyclops: you can't run a big problem on a small machine by adding DRAM and running longer!

Suitability Rules:

1. Inner loop data should fit in 80×64K≈5.25 MBytes/chip PIM high speed memory so inner loop runs at full speed 2. All other data goes in in per node DRAM of 1 or 2 GBytes and runs somewhat slower than a cluster – which is OK because if it is the outer loop, I/O, OS, etc.

Cyclops Maximum DSMC Problem Size:

Inner loop data is molecular simulators at


- 50 bytes/molecular simulator
- 100K simulators/chip
- 1.4G simulators/1 Petaflops system
- 20M simulators/rack (goal is 100M simulators)






Multi-Core Performance Model

- Compared to a single core chip, there are four threads visiting nodes rather than one
- Compared to a single core chip, the nodes are closer and the visit rate higher
- This doesn't tell you how to program your application, but tells you that if you can the machine will run fast







© Quantum Computing





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing






Application-Specific Attached Processor

• Idea

- Develop custom hardware for main calculation in the "inner loop"
- C++ or Fortran outer loop
- Examples \rightarrow
- In ideal case, runs with speed of full custom hardware with flexibility of C++ and Fortran







Attached Hardware Performance Model

- Program executes by visiting nodes
 0123456789...
- The special hardware is organized to execute a lot of nodes with short paths
- While a CPU exists, its contribution is diluted by the special hardware

 Special Hardware

 0 1 2 3 4 5 6 7 8 9

 9 8 7 6 5 4 3 2 1 0

 0 1 2 3 4 5 6 7 8 9

 9 8 7 6 5 4 3 2 1 0


 0 1 2 3 4 5 6 7 8 9

 9 8 7 6 5 4 3 2 1 0


 0 1 2 3 4 5 6 7 8 9

 9 8 7 6 5 4 3 2 1 0

 9 8 7 6 5 4 3 2 1 0







1995 2000 2005 2010 2015 2020 2025 2030 2035 2040 1990





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing

Going Beyond Moore's Law with **Analog and Bio-inspired** Processing **Rahul Sarpeshkar Associate Professor Electrical Engineering and Computer Science** MIT **ITRS** Talk

July 9th 2006

ANALOG

 Compute on a continuous set e.g. R [0,1].

 \bigcirc

Primitives of computation arise from the physics of the computing devices Physical relations of NFETs, PFETs capacitors resistors, floating-gate devices, KVL, KCL etc. The amount of computation squeezed out of a single transistor is high.

- One wire representsmany bits of information.
- Computation is offset-prone since its sensitive to the parameters of the physical devices.
- Noise due to thermal fluctuations in physical devices.
- Signal not restored at each stage of the computation.
- In a cascade of analog stages, noise starts to accumulate and build up.

Not easily programmable.

DIGITAL

Compute on a **discrete** set e.g. {0,1}.

Primitives of computation arise from the **mathematics** of Boolean logic: **Logical relations** like AND,OR,NOT,NAND,XOR etc. The transistor is used as aswitch, and the **amount** of computation squeezed out of a single transistor is low.

One wire represents **one** bit of information.

Computation is **not offset**prone since it's insensitive to the parameters of the physical devices.


Noise due to roundoff error and temporal aliasing.

Signal **restored** at each stage of the computation.

Roundoff-error does not accumulate significantly for manycomputations.


Easily programmable.

From R. Sarpeshkar, "Analog Versus Digital: Extrapolating from Electronics to Neurobiology," Neural Computation, Vol. 10, pp. 1601-1638, 1998



Sarpeshkar, "Analog Versus Digital: Extrapolating from bp. Neurobiology Elect 8

HYBRID ANALOG-DIGITAL ARCHITECTURES FINITE STATE MACHINE FINITE STATE MACHINE Digital Spike-triggered FSM Outputs Digital COMBINATIONAL COMBINATIONAL DO Digital COMBINATIONAL Digital Combinational Logic Digital Digital Digital Combinational Logic Digital Digital




"Spike" = Pulse or Digital Event.

Each discrete state in the HSM is like a 'behavior' in which a rapidly reconfigurable analog dynamical system changes its parameters or topolog

Resulted in an extremely energy efficient time-based A/D converter with linear scaling in bit precision vs. exponential compared with other time-based converters.

From R. Sarpeshkar and M. O'Halloran, "Scalable Hybrid Computation with Spikes," Neural Computation, Vol. 14, No. 9, pp. 2003-2024, September 2002





- This data point actually breaks the "super roadmap" as drawn.
- Analog computation is subject to a limit related to **k**_BT but the coefficient is different from digital electronics

1995 2000 2005 2010 2015 2020 2025 2030 2035 20401990





Outline

- Overview
 - Insight From a Dinner
 Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing






Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Applications and \$100M Supercomputers



[Jardin 03] S.C. Jardin, "Plasma Science Contribution to the SCaLeS Report," Princeton Plasma Physics Laboratory, PPPL-3879 UC-70, available on Internet.


[Malone 03] Robert C. Malone, John B. Drake, Philip W. Jones, Douglas A. Rotman, "High-End Computing in Climate Modeling," contribution to SCaLeS report.

[NASA 99] R. T. Biedron, P. Mehrotra, M. L. Nelson, F. S. Preston, J. J. Rehder, J. L. Rogers, D. H. Rudy, J. Sobieski, and O. O. Storaasli, "Compute as Fast as the Engineers Can Think!" NASA/TM-1999-209715, available on Internet.

[SCaLeS 03] Workshop on the Science Case for Large-scale Simulation, June 24-25, proceedings on Internet a http://www.pnl.gov/scales/.

[DeBenedictis 04], Erik P. DeBenedictis, "Matching Supercomputing to Progress in Science," July 2004. Presentation at Lawrence Berkeley National Laboratory, also published as Sandia National Laboratories SAND report SAND2004-3333P. Sandia technical reports are available by going to http://www.sandia.gov and accessing the technical library.


Simulation of Global Climate



"Simulations of the response to natural forcings alone ... do not explain the warming in the second half of the century"

"...model estimates that take into account both greenhouse gases and sulphate aerosols are consistent with observations over this*period" - IPCC 2001

Office of Science U.S. DEPARTMENT OF ENERGY



Stott et al, Science 2000




The World's Greatest Science Protecting America





FLOPS Increases for Global Climate




Ref. "High-End Computing in Climate Modeling," Robert C. Malone, LANL, John B. Drake, ORNL, Philip W. Jones, LANL, and Douglas A. Rotman, LLNL (2004)





Exemplary Exa- and Zetta-Scale Simulations


- Sandia MESA facility using MEMS for weapons
 Laser spot
- Heat flow in MEMS not diffusion; use DSMC for phonons
- Shutter needs 10 → Exaflops on an overnight run for steady state
- Geometry optimization → 100 Exaflops overnight run
 - Adjust spoke width for high b/w no melting







FLOPS Increases for MEMS







Outline

- Overview
 - Insight From a Dinner Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing





Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Beyond Transistors

- Narrowing the Space
 - We'll assume this audience is interested only in programmable digital computers
 - We'll assume this audience wants imperative programming, not Al
 - (I. e. ignore neural nets, analog computers , biochemical reactions, evolution of DNA, ...)

- Options Within the Space
 - Thread Speed &
 Parallelism: it looks like all paths to the future will require the programmer to expose more parallelism, but not equally
 - Power and Heat: Cost of electricity and danger of overheating become dominate issues





Thermal Limit

- The probability of a "logic glitch" due to thermal noise is approximately e^{-N}, where N=E_{sig}/k_BT
- To keep a multi Petaflops supercomputer running for several years without a glitch requires 60 < N < 100
- Current logic design styles thermalize all the signal energy at the output of every AND, OR, NOT gate

- Thus, it would be a reasonable "rule of thumb" that current design styles will have a hard barrier at 60-100 k_BT energy per gate operation.
- ITRS predicts 30 k_BT. While Erik thinks such devices might be manufacturable, redundancy in logic design should outweigh benefit
 - Also, MPF observation about information representation





Metaphor: FM Radio on Trip to Orlando


- You drive to Orlando listening to FM radio
- Music clear for a while, but noise creeps in and then overtakes music
- Analogy: You live out the next dozen years buying PCs every couple years
- PCs keep getting faster
 - clock rate increases
 - fan gets bigger
 - won't go on forever
- Why...see next slide

Details: Erik DeBenedictis, "Taking ASCI Supercomputing to the End Game," SAND2004-0959





FM Radio and End of Moore's Law



Driving away from FM transmitter \rightarrow less signal Noise from electrons \rightarrow no change



Increasing numbers of gates \rightarrow less signal power Noise from electrons \rightarrow no change





Personal Observational Evidence

- Have radios become better able to receive distant terrestrial stations over the last few decades with a rate of improvement similar to Moore's Law?
 - XM is a different story
- You judge from your experience, but the answer should be that they have not.
- Therefore, electrical noise does not scale with Moore's Law.





Landauer's Arguments

- Landauer makes three arguments in his 1961 paper
 - Kintetics of a bistable well (next slide)
 - Entropy generation \rightarrow

Sorry, I don't have a cute story (like the FM radio) for Landauer's argument Entropy of a system in statistical mechanics:

 $S = k_B \log_e(W)$

W is number of states

• Entropy of a mechanical system containing a flip flop in an unknown state:

 $S = k_B \log_e(2W)$

• After clearing the flip flop:

 $S = k_B \log_e(W)$


Difference k_B log_e(2)





Landauer's Limit

- The Landauer limit says you can reduce power dissipation for irreversible functions below 100 k_BT, but not below k_BT log_e2
- In the diagram on the right, when the energy barrier drops to below about k_BT, the state will spontaneously switch and dissipate remaining energy as heat








Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Cutting Temperature







Cutting Temperature

Carnot Efficiency
$$\eta_c = \frac{T_c}{T_h - T_c}$$

Specific Power $1/\eta_c = \frac{T_h - T_c}{T_c}$

Specific power is watts input power required to remove one watt at the cooling temperature

Idea:

To cut computer power, let's cool the active devices to 3° K. This will cut minimum power per reliable operation from $100k_B \times 300$ to $100k_B \times 3$, cutting device power by 100 fold! Specific Power $1/\eta_c = \frac{T_h - T_c}{T_c}$ = $\frac{300^c - 3}{3}$ = 99

Thus, we cut device power to 1% of original power at the price of a refrigerator consuming 99% of the original power, for resulting total power consumption of 100% of original power.

However, refrigerators are typically <20% efficient, so we're actually in the hole by $5 \times \dots$

but it is cheaper to dissipate power in a big motor than an expensive chip.





Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Scientific Supercomputer Limits

	Best-Case Logic	Microprocessor Architecture	r	Physical Factor	Source of Authority	
2×10 ²⁴ logic ops/s⁴				Reliability limit 750KW/(80k _B T)	Esteemed physicists (T=60°C junction temperature)	
				Derate 20,000 convert Floating point engineering logic ops to floating point (64 bit precision)		
Expert Opinion	100 Exaflops 800 Petaflops ← 125:1 →			Derate for manufacturing margin (4×)	g Estimate	
Estimate	25 Exaflops	200 Petaflops		Uncertainty (6×)	Gap in chart	
	4 Exaflops	32 Petaflops		Improved devices (4×)	Estimate	
	1 Exaflops	8 Petaflops		Projected ITRS	ITRS committee of experts	
	Assumption: Supercomputer			improvement to 22 nm (100×)		
US\$100M budget; consumes				Lower supply voltage (2×)	ITRS committee of experts	
active com	I power; 750 KW to nponents	40 Teraflops	\leftarrow	Red Storm	contract	





Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Transistors vs. Other Irreversible Devices

• Erik's View

- My contacts on the ITRS staff tell me they believe transistors will get to the ~30 k_BT level. If this is so, transistors will be difficult to beat in this domain.
- At 30 k_BT , logic would have a spontaneous error rate > e^{-30} (one error in a billion operations).
- I have no doubt that computing with a 10⁻⁹ error rate is possible, but the overhead in error correction would consume more than a factor of 3. Remember Triple Modular Redundancy (TMR) consumes 3× hardware!





Really Advanced Technology

- ITRS ERD [see below]
 - Influential over industrial and government funding

 International Technology Roadmap for Semiconductors (ITRS) Emerging Research Devices (ERD) architecture panel. All new devices are inadequate except CNFET



For each Technology Entry (e.g. 1D Structures, sum horizontally over the 8 Criteria Max Sum = 24 Min Sum = 8

Evaluation of Emerging Research Logic Device Technologies against Technology Evaluation Criteria

Logic Device Technologies	Scalability	Perform- ance	Energy Efficiency	Gain	Operational Reliability	Room Temp. Operation ***	CMOS Compatibility **	CMOS Architectural Compatibility *
1D Structures	2.4	2.4	2.1	2.4	2.3	2.9	2.4	2.6
Resonant Tunneling Devices	1.4	2.0	1.9	1.7	1.7	2.9	2.1	2.1
SETs	1.9	1.0	2.5	1.3	1.2	1.9	2.4	2.0
Molecular Devices	1.9	1.1	2.0	1.1	1.3	2.6	1.9	1.6
Ferromagnetic Devices	1.5	1.2	1.8	1.5	1.8	2.2	1.5	1.8
Spin Transistor	1.7	1.7	2.2	1.5	2.0	2.2	1.7	1.8






ITRS Device Review 2016 + QDCA

Technology	Speed (min-max)	Dimension (min-max)	Energy per gate-op	Comparison
CMOS	30 ps-1 μs	8 nm-5 μm	4 aJ	
RSFQ	1 ps-50 ps	300 nm- 1 μm	2 aJ	Larger
Molecular	10 ns-1 ms	1 nm- 5 nm	10 zJ	Slower
Plastic	100 μs-1 ms	100 μm-1 mm	4 aJ	Larger+Slower
Optical	100 as-1 ps	200 nm-2 μm	1 pJ	Larger+Hotter
NEMS	100 ns-1 ms	10-100 nm	1 zJ	Slower+Larger
Biological	100 fs-100 μs	6-50 μm	.3 yJ	Slower+Larger
Quantum	100 as-1 fs	10-100 nm	1 zJ	Larger
QDCA	100 fs-10ps	1-10 nm	1 yJ	Smaller, faster, cooler

Data from ITRS ERD Section, data from Notre Dame

Nantero NRAM[™] Device




ANTERO






Nanoarray Architecture

- Low Road
 - Planar, conventional architecture



- High Road
 - Fabricate nanotech array on top of chip








Thought Experiment – Skewed Nanoarray

- Problem is that molecular scale mask alignment is very hard
- However, regular arrays of lines are more easily drawn →
- Diagram to right (from Likharev) uses 2n² drivers to drive n⁴ crosspoints









Thought Experiment – Skewed Nanoarray

 Actual design superimposes row and column drivers with the crosspoint array



Looking forward

Map thread to PEs based on granularity, power, or cache working set



3-D integrated memory (stacked DRAM, MRAM, optical I/O)

- 2012-era EDGE CMP
 - 8GHz at reasonable clock rate
 - 2 TFlops peak
 - 256 PEs
 - 32K instruction window
- · Flexible mapping of threads to Pes
 - 256 small processors
 - Or, small number of large processors
 - Embedded network
- Need high-speed BW
- Ongoing analysis
 - What will be power dissipation?
 - How well does this design compare to fixed-granularity CMPs?
 - Can we exploit direct core-to-core communication without killing the programmer?





Beyond Transistors


- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Reversible Logic – Toffoli Gate

- The Toffoli gate is logically complete
- Reversible logic notation shown to right →
 - Bits shown as horizontal lines
 - Time nominally flows to right, but reverses naturally
- Function
 - If A and B true, invert C
- Note: self-inverse








Reversible Logic Can Beat Landauer's Limit

- Any function can be made reversible by saving its inputs
- Diagram below outlines an asymptotically zeroenergy way to perform the AND function, in composition with other logical operations








Reversible Logic Example

- One photon headed to a glass plate goes through
- Two photons also go through, but phase shift each other a little bit
- By appropriate recombinations, a "controlled not" can be created
- A glass plate needs no power supply



 Measuring a Photonic Qubit without Destroying It. GJ Pryde, JL O'Brien, AG White, SD Bartlett, and TC Ralph. Centre for Quantum Computer Technology, ...






Today's Universal Logic & Reliability Limit

- Today's logic operates on a simple principle
 - Create a "1" by taking charge from the positive supply
 - Create a "0" by sending charge to the negative supply
- Energy Consumption
 - Each gate switch generates E_{sw} = ½ CV² > ~100k_BT heat

Signal energy must be greater than ~100 k_BT to avoid spontaneous glitches. To change a bit, convert energy to heat.







"Recycling" Power

- The 100k_BT limit appears unbeatable, but the energy can be "recycled"
- Diagram shows a "SCRL" circuit with regular transistors
- Power comes through a largely loss less resonant device (tuning fork)
- No apology offered for the mechanical device; this is the price of progress

Signal energy must be greater than ~100 k_BT to avoid spontaneous glitches. However, signal energy is recycled by tuning fork

φ1

φ2

In

Out






Resonant Clocks

- A Resonant Clock is not perpetual motion, but instead reduces energy similarly to:
 - (a) lifting you child from the ground to the countertop 20 times
 - (b) giving your child a good push on a swingset and letting him/her go 20 cycles

- Tuning Fork
 - Nice idea but slow
- MEMs Resonator
 - Moderate speed and compatible with silicon fabrication







Resonator Activity

- Nano resonators of appropriate frequency and 1 nW energy levels are available for cell phone filters.
- Frequency-Q products over 10¹³
- However, power levels are too low
- For logic, engineer would like to design a non sinusoidal waveform

Table 1: Frequency vs. diameter for different materials

Diameter	16 µm		20	μ m	24 μm		
Mode	1st	2nd	1st	2nd	1st	2nd	
Si	318.2	868.9	254.5	695.1	212.1	579.3	
SiC	449.1	1238.2	359.3	990.6	299.1	825.5	
Diamond	698.8	1939.1	559.0	1551.3	465.8	1292.8	





Fig. 2: Schematic of a polydiamond disk resonator with polysilicon stem illustrating acoustic wave propagation in its 2nd radial contour mode.

1.51-GHz nanocrystalline diamond micromechanical disk resonator with material-mismatched isolating support, J Wang, JE Butler, T Feygelson, CTC Nguyen - Tech. Dig., 17 th Int. IEEE Micro Electro Mech. Syst. Conf.





A New Computing Device: Quantum Dots




Ref. "Clocked Molecular Quantum-Dot Cellular Automata," Craig S. Lent and Beth Isaksen IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 50, NO. 9, SEPTEMBER 2003





Upside Potential of Quantum Dots





Balance meaning: Early distribution of the second for strange of the

We consider the weap designed shaped in cases, of exprises any persons in inspress redshaped input every which into eacy module that is the reation of information of the same provide the state of the mode descent problems and the same dispersion of mode of eacy with the same descent problem in mode of eacy with a descent of problem in the mode of eacy with a descent of the same descent former with a same descent problem in mode of eacy with a descent of the same phase of the same descent of the same phase of the same descent of the same phase of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent of the same descent is easy of the same descent is easy of the same descent of the same descent of the same descent is easy of the same descent of the same

We quartify the initialized phases on ensure that will be ensure that into the the start of a sign base some gasendered starts in the proof dags behaviour at the the evolution to assume the initialized phase start of the starphone of which the initialized phase starts and the start of phase starts at the initial start of the start of the start of or the start of which the initialized phase starts at the start of the start of which the initial start of the start of the start of the start of the initial starts of the start of the starts of the start of the initial start of the start of the starts of the start of the initial starts of the start of the starts of the start of the start of the start of the start of the starts of the starts of the starts of the start of the starts of the starts of the starts of the starts of the start of the start of the starts of the starts of the starts of the start of the start of the starts of the starts of the starts of the start of the start of the starts of the starts of the starts of the start of the start of the starts of the starts of the starts of the start of the start of the starts of the starts of the starts of the starts of the start of the starts of the starts of the starts of the starts of the start of the starts of the st

4.5 March 19.5 Aug 19.5

(b) (b) is not often requestion on others. The or of control states of the second states and the second of second scatters in the sign (b), is with the same of single disputs the second scatters induced important the second scatter is a sublexity in product the second scatter is the second scatter of second scatters of second scatter is the significantly offer the scatter of second scatter is the significantly induced to second a scatter is the significantly induced to second a scatter is sublexity induced and the scatter of second scatter is the significantly induced to second a scatter is scatter in the scatter energy disputs is in strong is case and to a functioner space of scatters.

Next Slide

Other data in given on these energy of relativistic in the entimology pages theory interactions are related in the damp comparison of the magnetic relation of the of-the pages of the second and the state of the second and the second are related as the second are set of a second are relative to the second are set of the second are relative to the second are set of the second are relative to the second are set of the second are relative to the second are set of the second are relative to the second are set of the second are relative to the second are second are second are relative to the second are set of the second are relative relative to the second are set of the second to the second are set of the second areas are set of the second to the second areas are as a second areas and the second areas are set of the second areas are set of the second to the second areas are set of the second areas are set of the second to the second areas are set of the second areas are set of the second areas are defined as the second areas areas are set of the second areas are set of the second areas areas areas areas areas areas areas areas areas are and areas areas

To be and a set there is the part of the set of the the set of the set of the set of the set of the the set therein resp. and note operations is analy the dest set therein the set of the set of the set of the part of the set of the set

We consider a QDA size in space using a functional density phases in which we have included at the tensor basis of parameters in the set of tengenismen will be made at tensor in parameters the set of tengenismen will be tenal or we a tengen tength were then parameters for the density of tengenisment tensor tensor tensor tensor density and when tensor with discussion contribudential tensor and the set with discussion contribution and tensor and tensor with discussion contribution and tensor and tensor tensor tensor tensor tensor at tensor because and the set of tensor tensor tensor tensor at tensor because at the set of tensor tensor tensor tensor at tensor tensor tensor at tensor tensor tensor tensor tensor at tensor tenso

The strateging is the strateging of the strateg

The solution is productioned to used definite OC is doly explore which there have calific in dense in Diry 15. The doly explore is require of propagating on extense that even first real versions are dominant by Eq. (6) and the order of the real version of the other dominant even only of a solution of the real version of the solution of the other solution of a solution of the solution of the solution of the other solution of a solution of the solution of the

Evolution in the Deliver DENIOR DENIOR CONTRACTOR OF Second and public on the strength of models in


Ref. "Maxwell's demon and quantum-dot cellular automata," John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003



2004 Device Level








Ref. "Maxwell's demon and quantum-dot cellular automata," John Timler and Craig S. Lent, JOURNAL OF APPLIED PHYSICS 15 JULY 2003





Reversible Multiplier Status

- 8×8 Multiplier Designed, Fabricated, and Tested by IBM & University of Michigan
- Power savings was up to 4:1







Reversible Microprocessor Status


- Status
 - Subject of Ph. D. thesis
 - Chip laid out (no floating point)
 - **RISC** instruction set
 - C-like language
 - Compiler
 - Demonstrated on a PDE
 - However: really weird and not general to program with +=, -=, etc. rather than =

Reversible Computer Engineering and Architecture

Carlin Vieri MIT Artificial Intelligence Laboratory

Tom Knight: Committee chairman Gerald Sussman, Gill Pratt: readers

Pendulum Reversible Processor







Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation






Outline

- Overview
 - Insight From a Dinner Conversation in DC
 - Super-Roadmap
- Limitations to Moore's Law
 - Transistor Scaling Limits per ITRS
 - Consequence to
 System Performance
 per Burger and Keckler
 Study

- What It Means and What To Do About It
 - Legacy C++/Fortran
 - Systolic Array Lessons
 - New Very Parallel Code
 - Special Purpose Assist
 - Analog/Neural Net
- Over the Horizon
 - Reversible Logic
 - Quantum Computing



- A Superset of Digital
 - Spin "up" is a 1
 - Spin "down" is a 0
 - Other spins
 - Sidewise
 - Entangled
 - Phase
 - Like wildcards
 - 1011??????
 - Up to 2^N states → in "quantum parallel"








Ion Trap Quantum Gates

- Hyperfine (internal qubit) frequencies are ω₀ and ω₁
- Vibrational center of mass frequency is ω_c
- Laser at frequency $\omega_0 \pm \omega_c$ or $\omega_1 \pm \omega_c$ couples qubit from hyperfine state to vibrational state and back
- Appropriate frequencies selectively move qubits based on data
- Works on superpositions



Laser beam frequency ω






Reliable Quantum Operations

- Microprocessors use ECC for memory and crash when logic errors occur
- QEC includes technology for error detection and correction on both memory and operations
- Example on right performs Toffoli operation on protected blocks, producing a protected block









Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





Quantum "Algorithms"


- Category 1: No Speedup
 - A quantum computer will be able to execute conventional computer logic – with no advantage
- Category 2: Grover's Algorithm with Quadratic Speedup
 - Given an "Oracle" function, a QC can search, average, min, max, integrate, in n^{1/2} steps to same accuracy as a classical computer gets in n steps

- Category 3: Shor's Algorithm with Exponential Speedup
 - There are a series of problems related to the "hidden subgroup problem" that can be solved with exponential speedup over a classical computer.
 - Includes code cracking and physics simulation




Emergence of Quantum Computing

- There appears to be an engineering case for quantum computers of 1-100 Q-FLOPS
- One would expect an exponential growth rate for quantum computers similar to Moore's Law, MF but the rate constant is impossible to predict, KF so three possibilities have been graphed



Ref. "How to build a 300 bit, 1 Gop quantum computer," Andrew M. Steane, Clarendon Laboratory, ort, quant prioritz roo







Beyond Transistors

- Applications Requirements
- Thermodynamic limits to total power
 - Superconducting logic and Carnot cycle
- Upside potential of advanced architectures/PIM
- Some nanotech technologies on the horizon
- Reversible logic may defeat thermodynamic limitations
- Upside potential of quantum computing
 - Quantum speedup: none, quadratic, exponential
 - Algorithms numerical/cryptanalysis, simulation





One Slide Taxonomy of Quantum Algorithms

- Exponential speedup for
 - Period finding (see \rightarrow)
 - Hidden subgroup problem
 - Factoring
 - Discrete logarithms
 - Algorithms for problems I never heard about except for QC
- Quadratic speedup for
 - Searching
 - Average, min, max

- Feynman asserted that a QC could combat low efficiency of classical computer for simulating quantum problems
 - This assertion has been repeatedly proven, but there are few concrete algorithms
 - This could be a "killer app" domain for supercomputing







Overall Prescription for Fast Computing

- High node visit rate
- Small size
- Fast propagation velocity
- Parallel
- Organize program graph for short distances
- Programming language must aid programmer in creating short, parallel graphs
- Programmer must use language effectively













- Find more parallelism. While device technology will continue to improve exponentially for some time, exploiting these advances will require more parallelism in code.
- There is parallelism to exploit for many supercomputing applications areas.
- Single-node C++, Fortran, etc. codes will not improve in speed very much at all.
- Innovative programming methods will be rewarded by higher performance for a very long time into the future.

Please fill out the survey






A Department of Energy National Laboratory

The International Technology Roadmap for Semiconductors and Its Effect on Scalable High End Computing

Peter M. Kogge

McCourtney Prof. of CS & Engr, Concurrent Prof. of EE Assoc. Dean for Research, University of Notre Dame IBM Fellow (ret)







Technology Limits to Applications

(from NRC's "Getting Up to Speed")

	Performance Flops		Intelligence	→ Defence	× Climate	× Plasma	Transportation	Bio-info	Health&Safety	Earthquakes	Geophysics	× Astrophysics	Materials	Organ. Systems	
	Memory Capacity		х				3	2					х		lt's NOT Just
	Memory Bandwidth		X		X							X	x	4	
	Memory Latency	Y	X		X							X		4	Flops
	Interconnect Bandwidth		X		X							X	X	4	
	Interconnect Latency	X	x		x							X		4	

1 Radar Cross section

2 Genomics

3 Automobile Noise

4 Biological Systems Modeling

SC06 Tutorial DeBenedictis, Keyes, Kogge





Why Look at Technology Scaling

- What are the basic units of memory & logic
 - In terms of *functionality* per sq. cm
- How will these change over time
- How with their individual performance characteristics change
- When do real-world limits come into play
 - Power and inter-chip bandwidth
- What's the likely best "chip" architectures





What Seems to Be The Consensus

- Silicon will remain with us, but
 - Power becoming dominating concern
 - Individual CPU core complexity flattening
 - Clock rate increases flattening
 - Commodity memory bandwidths stagnant
 - Chip-to-chip growing in importance
- Impact on building-block chip architecture
 - Moore's Law converts to parallelism within the chip
 - Line between "Logic" and "Memory" chips blurs
- We will increase "threads per die" not "IPS/core"





Outline

- Silicon Fundamentals
- Scaling
- ITRS Roadmap
- Limits on Classical Chips
- Multi-threading & Multi-core
- Processing in Memory






Silicon Fundamentals

- MOSFET Transistor
- Simple Logic Circuits
- Variations of Memory
- Multiple Levels of Metal
- Off-Chip Interconnect






A MOSFET Transistor








Key Device Parameters








A Logic Inverter







Logic Examples




4 Input NAND Gate

Full Adder






Memory Arrays







Key Types of Memory Cells




Peak Bandwidth






Compact DRAM Cells for Memory Arrays







Compact DRAM Cells for Memory Arrays




E. Adler, et al, "The evolution of IBM CMOS DRAM technology," IBM J. R&D, Vol. 39, No. ½, p.167, 1995.

SC06 Tutorial DeBenedictis, Keyes, Kogge






Multiple Levels of Metal









Off-Chip Interconnect





Wire Bond











3D Chip Stacks





Thru-Die Vias

Flip chip



Metal wires on side of Cube





Scaling & ITRS Roadmap

SC06 Tutorial DeBenedictis, Keyes, Kogge





Device Scaling


Key parameters: Gate length L, width W

- "On" resistance ~ to L/W
- "Delay" ~ LW/t_{ox}
- Decreasing L thus a "good thing"
- Other "shrinkable" dimensions:
 - t_{ox}, metal width, spacing between wires, ..



- Reduce chip area to perform some function
- Increase frequency of operation
- Reduce operating voltage
- Reduce circuit power

Key Metric: *Power density* = power per unit area








Variations in Real World Scaling: Primarily Coupling with V_{dd}

- Full scaling: Ideal if possible
 - Keep gate capacitor E-field constant
 - Requires scaling L, W, $t_{ox,}$, V_{dd}
 - Area shrinks, power drops, higher clock
- Fixed V_{dd} Scaling: Common until late 1990s
 - Scale only L, W
 - Keep V_{dd} constant
 - Same area shrink, very high clock, terrible power
- General Scaling: Typical today
 - Different scale factors for different parameters
 - V_{dd} does not drop as fast (approaching another limit)
 - Lower peak clock, but better power & 0 1970 SC06 Tutorial DeBenedictis, Keyes, Kogge







Approximate Scaling Relationships

	"Long (Channel"	Devices	"Short Channel" Devices					
Parameter	Full	Fixed V	General	Full	Fixed V	General			
W, L	1/S	1/S	1/S	1/S	1/S	1/S			
tox	1/S	1/S	1/S	1/S	1/S	1/S			
Vdd	1/S	1	1/U	1/S	1	1/U			
Circuit Area	1/S^2	1/S^2	1/S^2	1/S^2	1/S^2	1/S^2			
Clock	S	S^2	S^2/U	S	S	S			
Circuit Power	1/S^2	S	S/U^3	1/S^2	1	1/U^2			
Power Density	1	S^3	S^3/U^3	1	S^2	S^2/U^2			

The Original Moore's Law:

- 4X "functionality" every 3 years
- "Interpreted" as ~ S=2 every 3 years





International Technology Roadmap for Semiconductors

- Goal: predict scaling for next 15 years
 - Convert "Moore's Law" into detailed projections
 - Identify technical roadblocks
- Result of a worldwide consensus
 - U.S.A, Europe, Japan, Korea, and Taiwan
- Dating back to 1994
 - Initially every three years
 - But now significant yearly "updates"
- This data from 2005 update (released Dec. 2005)
 - http://www.itrs.net/Links/2005ITRS/Home2005.htm





Trends And Challenges Addressed

Trends Charted:

- Integration Level: Components/chip
- Cost: \$ per function
- Speed: Microprocessor clock rate, GHz
- Power: Laptop or cell phone battery life
- Compactness: Small and light-weight products
- *Functionality:* Nonvolatile memory, imager

Challenges Identified:

- System Drivers & Design
- Test & Test Equipment
- Process Integration, Devices, & Structures
- Front End Processes
- Lithography
- Interconnect
- Factory Integration
- Assembly & Packaging
- Environmental Safety & Health
- Yield Enhancement
- Metrology
- Modeling & Simulation



- Logic: high speed transistor, lots of metal layers
 - High Performance Microprocessors
 - Cost Performance Microprocessors
 - Low Power Microprocessors
 - ASICS (Application Specific ICs)
 - Also includes memory options: SRAM, Embedded DRAM
- DRAM: high threshold transistors, few metal, cheap fab processes
 - High Volume Commodity Dense memory part
 - Also includes Flash
- Analog and Mixed Circuits
- Emerging Alternative Technologies





PRINT

L_{PHYSICAL}

Common Device Features to Track: (With values termed "Feature Sizes")

- Gate length of a transistor gate "as printed"
- Gate length of a microprocessor transistor gate "as physically fabricated"



• <u>½ of minimum pitch between two DRAM</u> <u>metal lines</u>






Key Terms

- <u>Technology Generation</u> for Year X:
 - -Minimum feature size in any product in that year
- <u>Technology Node</u>:
 - -Year in which ~4X growth over prior Node
 - -Typically tied to DRAM (usually smallest)
 - -Based on Year of Production





Feature Size Projections




SC06 Tutorial DeBenedictis, Keyes, Kogge





Projected Density Growth (S^2)







Comparison to Moore's Law

- Moore's Law: ~4X functionality per 3 years
- But feature scaling provides only 2X
- Providing difference for microprocessors
 - Clock frequency increase
 - More parallelism in CPU microarchitecture
- Providing difference for DRAMs
 - Denser cell design
 - Bigger die area
- Both are reaching limits






Commodity DRAM Capacity

- Cell Area: area of one bit
 - Function of technology scaling & circuit features
- Array area %: % of chip that is cell
 - Constant at 63% in production
- Chip Capacity:
 - (Chip size * Array area %) / Cell area
- Chip Size:
 - Initially increased to achieve Moore's Law
 - Now chosen to maximize yield






Memory Density: Cells Only








Chip Capacity








Logic Chip Density Scaling







Peak Logic Clock Rates




2005 projection was for 5.2 GHz – and we didn't make it in production. Further, we're still stuck at 3+GHz in production.





Why the Clock Flattening? POWER








The Power Equation

- Dissipated Power = Dynamic + Static
- Dynamic Power ~ CV²FA
 - V = V_{dd}
 - F = Clock Rate

– A = Activity Rate = % of transistors that switch at each clock




- Static Power: leakage from each device
 - GROWING with # of devices





ITRS-Based Power Density Increase




Transistors are getting faster *faster* than Vdd is declining





Constraining Clock Rate for Flat Power Density



And we haven't accounted for increase in static leakage power!!!





What Are Our Options?

- Live with lower clock rates than technology allows?
- Use higher threshold transistors to lower static leakage power
 - Still fits in lower clock regime
 - Possibly requires higher Vdd
- Decrease amount of "speculative execution"
 - Eg. shorter pipes, less out-of-order
- Lower the average number of transistors per unit area that switch per cycle
 - Increase % of die that's memory






Off Chip Bandwidth

- Today's Architectures: need to go off-chip for memory access
 - And we don't have enough bandwidth today
- Upper limit = product of:
 - # of off-chip pins/contacts
 - -% not used as power/ground
 - Max signaling rate per pin
- Density & signal rate improve with time
 - With 50% power/ground
 - But they don't match growth in performance potential





Off-Chip Parameters




Max off chip signaling rate is still exponential; but # of pads nearly flat!





Does Logic Performance Match Off-chip Bandwidth Potential?



Note: Today's Memory Chips cannot match today's Peak I/O Rates





What Are Our Options for Bandwidth

- Place <u>much faster</u> interface logic on memory chips
 - And raise power and fabrication cost
- Add additional memory ports to MPU chips
 - And raise power and packaging
- Switch to narrow but very high speed memory channels
 - And require external memory controller chips






On-Chip Wire Speed (Very Simplistic Approximation)

- C ~ LxW
- R ~ L/(WxH)
- Thus RC ~ L/H
- Scenario #1: L scales with technology
 - Such as inside a core that shrinks in size
 - And so does W, H
 - Then RC ~ same (no scaling with clock)
- Scenario #2: L is constant
 - As in crossing a die of a fixed size
 - Then RC goes up as H shrinks
- Conclusion: on-die interconnect getting slower!!!
- AND THIS IS ONLY A SIMPLE APPROXIMATION!

See for example: Banerjee, et al, "Interconnect Modeling and Analysis in the Nanometer Era: Cu and Beyond," 22nd Advanced Metallization Conference








The Way We Were: A Brief Romp Thru Single Core Microprocessor Land

Data from last 30 years of real chips






Moore's Law Advances in Feature Size

But Chip Size is Flat





Functionality




- But: Most in cache
- And partially due to larger die
- And off-chip clock rates lagging

- Historically ~ 2.3X every 3 years
- But: increasing clock increases memory wall
- And clock rates stagnating






How Are We Using These Transistors







Let's Look at Transistor Usage




Most of Microprocessor's Transistors are for cache – and forward estimates are below historical





Core CPU State vs Time








The Way We Were: A Brief Romp Thru Memory Land

Data from last 30 years of real chips





Classical DRAM




Density/Chip has dropped below 4X/3yrs

And 45% of Die is *Non-Memory*






Basic Memory Operations







Conventional DRAM Part PinOut



66 Pin Package






Chip-Level Memory Bandwidth

- Memory Bandwidth: Bits per second that move across chip
- Early parts: Unbuffered: One transfer per memory latency
 - Separate address/command/data pins
- Improvements:
 - Pipeline different accesses
 - Fast Page Mode, Synchronous
 - Include multiple independent banks within chip
 - DDR: up to 4; RDRAM: up to 32
 - Run interface at higher clock rate channel
 - Point to point synchronous data channels
 - XDR
 - Multiple data transfers per clock
 - Double Data Rate (DDR); XDRAM: 8 transfers per clock
 - Change from parallel to serial packet protocols
 - RDRAM
- State of Art:
 - DDR2-800: 2 transfers/clock x 400MHz x {4, 8, 16b} ≤ 1.6GB/s
 - XDR: 2 channels x 3.2GHz x 8b/channel ≤ 6.4GB/s
 - RDRAM: 2 x 8b x 1.6GHz ≤ 3.2GB/s





Alternative Chip Interfaces




Commands & Addresses Serialized into Split Packets





Packaging Multiple Memory Chips




http://upload.wikimedia.org/wikipedia/commons/d/d3/RAM_n.jpg





Typical Electrical Configuration



State of the Art Peak Aggregate Bandwidth: ~ 6.4 GB/s






Controller

- Functions:
 - Aggregate bandwidth from many separate chips
 - Convert parallel memory ops from CPU to specific memory chip timing
 - And reassembling data from memory for relay to CPU
 - Handle refresh cycling of memory
 - Parity generation and/or checking
 - Southbridge connection to I/O interfaces
- Until recently, a separate chip:
 - Adds latency
 - But allows same MPU to use different memory types
- Additional functionality:
 - Interleave different requests to better utilize memory
 - More pipelining to increase pipelining
 - Multiple memory interfaces for concurrent memory bands



A New Alternative: RL DRAM (Reduced Latency DRAM)



- Enter requests 1/cycle
- Request traverse to correct card
- Correct card starts operation, and forwards nop
- At end of line, "empty slot" returned other way
- When empty slot reaches card, replaced by data





Our Brave New World: Adding More Threads to a Single Die

- Multi-Threading
- Multi-Core





Technology Trends Forcing Parallelism

- ITRS predictions
 - Growing chip density
 - Power becoming paramount
 - Single core complexity becoming overwhelming
- Result: Classical Single thread preformance flattening
- Answer: Relentless Parallelism:
 - Break program into independent threads
 - Chip-level Multi-processing (CMP): multiple cores on same die
 - Multi-thread parallelism: executing multiple threads on same core ("virtual multi-core")
- <u>Both</u> are possible on same die





Performance Gains from Explicit Parallelism

- Application speedup: run all threads for one application execution <u>at same time</u>
 - Ideal speedup from N concurrent threads = N
 - Limited by Amdahl's Law
- Throughput increase: pipeline execution of different data sets through N steps/cores
 - Ideal throughput increase = N
 - Limited by pipelining effects
- Different multi-core architectures emphasize different performance metrics





Multi-Threading

- <u>Thread</u>: execution of a series of inter-dependent instructions in support of a single program
- Today's single threaded CPUs
 - Dependencies reduce ability to keep function units busy
 - Limited support for memory operations "in flight"
- <u>Multi-threading</u>: allowing multiple threads to take turns using same CPU logic
 - Typical requirement: multiple register sets
- Variations:
 - <u>Coarse-grained MT</u>: Change thread only at some major event
 - *Fine grained MT*: Change thread every few instructions
 - <u>Simultaneous MT</u>: interleave instructions from multiple threads






MT Advantages

- Hide long-latency memory operations
- Larger pool of unrelated instructions to feed function units
- Simplify scheduling of multiple activities
- In SMT designs: guaranteed independent instructions in pipelines eliminates need for expensive forwarding and reordering





A Brief History of Multi-threaded Processors








Multi-Core

- More complex CPU cores no longer cost effective
 - High complexity & design costs
 - "Slow wires" make high clocks tough
 - Decreasing efficiency due to relatively slower memory
 - Need bigger caches for latency
 - Power, Power, Power, ...
- Solution: "reuse" simpler design in better technology & place *multiple cores* on same die
 - Combine with shared memory hierarchy





The Tide of Announcements








The Number of Cores per Announcement


Multi-core Announcements








Scaling Today's Single Core uP Chips







What's The Multi-core Potential








Examples of Multi-Core Designs


- Microprocessors
 - 1993: EXECUBE
 - IBM POWER4 dual-core
 - Intel XEON dual-core
 - Sun dual core UltraSPARC
 - IBM CELL 9 way
 - IBM Bluegene/L dual core with embedded DRAM
 - Sun Niagara 8 way core
 - Clearspeed Array Processors
- Specialized chips
 - Network processors (up to 100s of cores)
 - Graphics & game processors
- Many multi-core designs also using multi-threaded cores






Why are MC Cores Going Simple? Today's Single Threaded Core Performance = IPC x Clock








- More stages => higher branch & forwarding penalties
- Higher clock => larger relative memory latency
 - Requires bigger caches
- Result: performance now dominated by # of permitted outstanding loads






Notional Core Design Space







What is Today's Multi-Core Design Space



- Intel Core Duo
- IBM Power5
- Sun Niagara
- ...

- IBM Cell
- Most Router chips
- Many Video chips

• Terasys


- Execube
- Yukon





Multi-Core Projection Models

- *"Fill the die":* Add cores to fill die
 - Contacts for external memory bandwidth will dominate die area
- "Processing in Memory": merge with memory
 - Lots of local bandwidth, single part type design



See P. Kogge, "An Exploration of the Technology Space for Multi-Core Memory/Logic Chips for Highly Scalable Parallel Systems," IEEE Int. Workshop on Innovative Architectures, Turtle Bay, Hawaii, Jan. 2005.






Another Reason for Multi-Core: Yield Enhancement

- Add extra cores for redundancy
 - Requires associated interconnect
- Sell die with less than full performance
- Recent case study (Kogge, IWIA, Jan. 2006)
 - Goal: "cheapest" chip with constant storage/MIPS/I/O
 - Core IPC assumed sqrt(area)
 - Parameters: ITRS roadmap, die size, core complexity
 - Approach: sweep parameter space for highest perf/wafer
- Key results
 - Yield considerations favor smaller die
 - Optimal core microarchitecture: simplest
 - Adding purely redundant cores of little value
 - Selling partially good die reasonable good idea





Silicon Alone is not the Complete Story







Observations

• Silicon growing irregularly in

- Memory density per square cm
- Performance possible per square cm
- Off-chip I/O bandwidth per square cm
- 99% of today's logic chips
 - Do no computation
 - And are mostly memory
- And we pay a <u>huge</u> overhead when
 - Densest memory technology not used
 - Memory & logic on separate chips
- It's the interconnect to memory, stupid!






A Contrarian's View Processing in Memory: The Grand Synthesis of Logic and Memory






How can we use a sq. cm? (with no overhead)








Adding In "Lines of Constant Performance"








Knee Curves with Basic Overheads







Knee Curves with Today's Overheads




SC06 Tutorial DeBenedictis, Keyes, Kogge





Minimal Size for a "Peta" System




- In terms of silicon area: "It's the memory!"
- We extract little benefit from most of our high cost logic






"Processing-In-Memory"

- High density memory on same chip with reasonable dense logic
 - Not just caches
- Very fast access from logic to memory
- Very high bandwidth
- ISA/microarchitecture designed to utilize high bandwidth
- Tile with "memory+logic" nodes











The PIM "Bandwidth Bump"









PIM Chip MicroArchitectural Spectrum




SIMD: Linden DAAM




Single Chip Computer: Mitsubishi M32R/D



Complete SMP Node: Proposed SUN part





Chip Level SMP: POWER4, BG/L DeBenedictis, Keyes, Kogge BLUE GENE, EXECUBE

SC06 Tutorial D






PIM System Design Space: Historical Evolution


- Variant One: Accelerator (historical)
- Variant Two: Smart Memory
 - Attach to existing SMP (using an existing memory bus interface)
 - PIM-enhanced memories, accessible as memory if you wish
 - Value: Enhancing performance of status quo
- Variant Three: Heterogeneous Collaborative
 - PIMs become "independent," & communicate as peers
 - Non PIM nodes "see" PIMs as equals
 - Value: Enhanced concurrency and generality over variant two
- Variant Four: Uniform Fabric ("All PIM")
 - PIM "fabric" with fully distributed control and emergent behavior
 - Extra system I/O connectivity required
 - Value: Simplicity and economy over variant three
- Option for any of above: Extended Storage
 - Any of above where each PIM supports separate dumb memory chips





TERASYS SIMD PIM (circa 1993)






- Memory part for CRAY-3
- "Looked like" SRAM memory
 - With extra command port
- •128K SRAM bits (2k x 64)
- 64 1 bit ALUs
- SIMD ISA
- Fabbed by National
- Also built into workstation with 64K processors
 - 5-48X Y-MP on 9 NSA benchmarks

Gokhale, M., Holmes, B., lobst, K.: Processing in Memory: the Terasys Massively Parallel PIM Array. Computer , 28(3):23--31, April 1995.



- First DRAM-based Multi-Core with Memory
- Designed from onset for "glueless" one-part-type scalability
- On-chip bandwidth: 6.2 GB/s; Utilization modes > 4GB/s




SC06 Tutorial De


DeBenedictis, Keyes, Kogge





RTAIS: The First ASAP (circa 1993)







- Application: "Linda in Memory"
- Designed from onset to perform wide ops "at the sense amps"
- More than SIMD: flexible mix of VLIW
- "Object oriented" multi-threaded memory interface
- Result: 1 card 60X faster than state-of-art R3000 card





Mitsubishi M32R/D





- 32-bit fixed point CPU + 2 MB DRAM
- "Memory-like" Interface


• Utilize wide word I/F from DRAM macro for cache line

Yasuhiro Nunomura et al, "M32R/D-Integrating DRAM and Microprocessor," IEEE Micro, Nov/Dec 1997





DIVA: Smart DIMMs for Irregular Data Structures









Micron Yukon

- 0.15 μ m eDRAM/ 0.18 μ m logic process
- 128Mbits DRAM
 - 2048 data bits per access
- 256 8-bit integer processors
 - Configurable in multiple topologies
- On-chip programmable controller
- Operates like an SDRAM






G. Kirsch, "Active Memory: Micron's Yukon," IPDPS 2003.





Berkeley VIRAM

- System Architecture: single chip media processing
- ISA: MIPS Core + Vectors + DSP ops
- 13 MB DRAM in 8 banks
- Includes flt pt
- 2 Watts @ 200 MHz, 1.6GFlops




http://iram.cs.berkeley.edu/papers/2000.HotChips.VIRAM.pdf#search=%22VIRAM%22





The HTMT Architecture & PIM Functions




- Holographic 3D crystals for Petabytes of on-line RAM
- PIM for active memories to manage latency






Bluegene/L

- Two simple cores with dense embedded DRAM technology
- Included 4MB of on-chip embedded DRAM
- Designed to scale simply to bigger systems
- Basis for several of world's TOP500 machines






S. S. Iyer, et al, "Embedded DRAM: Technology platform for the Blue Gene/L chip," IBM J. R&D, Volume 49, Number 2/3, Page 333 (2005)





PIM Lite









CELL

(A Pipelined, Array, Hierarchical MC Chip)





Roadrunner system: 16K MC Opterons + 16K Cell chips

http://www.research.ibm.com/cell/cell_chip.html






Projecting Ahead:

Optimizing the Multi-Core PIM Chip

What is optimal # cores/die?

- Assuming fixed memory per unit of processing
- Considering yield effects (smaller die=>more good die)
- Assuming cross-bar inter-core interconnect
- Considering adding redundant cores

Core Count in an Packed Die with Crossbar and I/O








One Step Further: Allowing the Threads to Travel

- "Overprovision" memory with huge numbers of anonymous processors
 - Each multi-threaded
- Reduce state of a thread to ~ a cache line
- Make creating a new thread "near" some memory a cheap operation
- Allow thread to "move" to new site when locality demands
- Latency reduced by huge factors





Next: An "All-PIM" Supercomputer







Summary





Summary

- When it comes to silicon: *It's the Memory, Stupid!*
- Technology scaling progressing at uneven rates
 - Transistor density continuing improvement
 - Power limiting clock rate growth
 - Voltage improvement slowing
 - Off-chip I/O becoming a killer
- Today's solution: multi-core, multi-threaded uP dies
 - Increases # of threads per core
 - But doesn't solve bandwidth to memory problem
- State bloat consumes huge amounts of silicon
 - That does no useful work!
 - And all due to focus on "named" processing logic





How Might We Make It Better?

- Reduce thread state
 - Cost of moving/copying state => line reference
- Relentless multi-threading execution models
- Simplify cores and "overprovision"
 - "Pitch-match" to memory macro
- Focus on "cheap" logic in dense memory fab process – Don't fret the clock rate
- Change execution model from "named" core to anonymous core "nearest" memory object
 - A "Traveling Thread" need never "wait" for processing resources
 - Convert two way latencies to one way